

# Audi ROAA SYSTEM DIAGRAM

- +3.3V/+5V(TPS51125ARGER) Page 46
- +1.1V\_SUS(RT8228AZ) Page 44
- +1.5\_DDR/0.75(TPS51216RUKR) Page 42
- +2.5V\_RUN(G9334TB1U) Page 41
- +CPU VCORE(OZ8321LN) Page 45
- +1.2V\_VDDPR(RT8228AZ) Page 43
- Charger(BQ24707ARGRR) Page 40
- +VCC\_DGFX\_CORE(NCP5269) Page 45

**SODIMMO**  
Max. 4GB  
Page 13

Dual Channel  
1333/1600Mhz  
DDR3  
Channel A

**SODIMM1**  
Max. 4GB  
Page 14

Dual Channel  
1333/1600Mhz  
DDR3  
Channel B

**AMD**  
35W  
Socket FS1r2-Trinity  
APU ( CPU + GPU )  
uPGA 722 pin  
Page 3~7

**HDMI**  
Page 24

**TRAVIS AX3112**  
Page 27

**LVDS**  
Page 22

**AMD Thames - Pro**  
29mm X 29mm  
TDP 15~22W  
Page 15~19

**VRAM**  
64x16x8,128bit  
DDR3 900MHZ

**THERMAL**  
G781-1P8

**LAN AR8162**  
10/100  
Page 29

**WLAN WiFi+BT4.0**  
Page 29

**Card Reader RTS 5179**  
Page 26

**Webcam**  
Page 22

**AMD FCH Hudson-M3**  
FCBGA 656 pin  
Page 8~12

**CRT**  
Page 23

**HDD**  
Page 28

**ODD**  
Page 28

**FAN & THERMAL**  
G990P11U & EMC1422  
Page 35

**USB3.0&2.0 Combo port X1**  
Page 29

**USB3.0&2.0 Combo port**  
Debug port  
USB Share  
Page 25

**USB3.0&2.0 Combo port x2**  
Page 25 & 38

**PWR SW**  
Page 34

**HOTKEY**  
Page 33

**KBC ITE 8518**  
Page 31

**KB**  
Page 33

**TP**  
Page 33

**ROM 512 Byte**  
Page 32

**SPI ROM 4M Byte**  
Page 32

**AUDIO CODEC CX20672-21Z**  
Page 30

**SPEAKER 2W**  
Page 30

**HP/MIC**  
Page 30


**DIGITAL MIC**  
Page 22

**Quanta Computer Inc.**  
PROJECT : ROAA  
Block Diagram  
Date: Monday, June 25, 2012 Sheet 1 of 55

USB Master	Port Assignment
USB0	DEBUG
USB1	MiniCard 1 (WLAN/BT)
USB2	NC
USB3	NC
USB4	NC
USB5	NC
USB6	NC
USB7	Card Reader
USB8	NC
USB9	Camera
USB10	External port#1 (USB3.0)
USB11	External port#2 (USB3.0)
USB12	External port#3 (USB3.0)
USB13	External port#4 (Power share)

SATA Master	Port Assignment
SATA0	HDD
SATA1	ODD
SATA2	NC
SATA3	NC
SATA4	NC
SATA5	NC


PCIE Master	Port Assignment
CPU_GPP 0	LAN
CPU_GPP 1	WLAN
CPU_GPP 2	NC
CPU_GPP 3	NC
FCH_GPP 0	NC
FCH_GPP 1	NC
FCH_GPP 2	NC
FCH_GPP 3	NC





Place close to APU within 1"
















Soldermask openings for all bottom side vias/TPs under FS1R2





SVC_SVD BOOT VOLTAGE			
	VFIX@O2_VRM	VFIX@O2_VRM	VFIX@O2_VRM
	=GND	=HIGH	
0	0	1.1	1.4
0	1	1.0	1.2
1	0	0.9	1.0
1	1	0.8	0.8



Note: CLK\_APU\_HCLKP/N is 100MHZ 8SC  
 Note: CLK\_DP\_NSSCP/N is 100MHZ non-8SC




FS1R2 pin is pulled low by insertion of a non-FS1r2 APU





### APU POWER TABLE

PIN NAME	NET NAME	VOLTAGE
VDD	+VDD_CORE	+1.1V
VDDNB	+VDDNB_CORE	
VDDIO	+1.5V_SUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V




Keep trace from Res to APU within 0.6"  
Keep trace from Cap to APU within 1.2"



# HDT+ Connector Debug only

Remove after MP









DEL MEMHOT# Function / +3.3V


HUDSON-M2 Part 4 of 5

Table with 2 columns: Function, FCH port. Rows include USB12 (MB), USB13 (MB), USB11 (MB), USB10 (I/O).







HUNSON M3 M3\_100-CK4148(218-0755042)





APU_GPP	CLK	CLKRBQ#	DEVICE
APU_GPP0	GPP_CLK3	CLKRBQ3#	LAN
APU_GPP1	GPP_CLK1	CLKRBQ1#	WLAN
PEG 8X	STL_GFX_CLK	CLKRBQ8#	Thames

### HUDSON-M2






S5\_CORE\_EN is necessary to connect enable pin of +3VDCU/+5VDCU regulator for S5+ mode implementation

INTRUDER\_ALERT# Left not connected (FCH has 50-kohm internal pull-up to VBAT).

SATA HDD/SSD

SATA ODD




**Quanta Computer Inc.**  
PROJECT : R0AA

Size	Document Number	Rev
	<b>Hudson-M3 SATA/HWM/SPI</b>	B
Date	Monday, June 25, 2012	Sheet 10 of 55



# STRAPS PINS




## REQUIRED STRAPS



	-----	PCI_CLK1	-----	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
<b>PULL HIGH</b>	-----	ALLOW PCIe Gen2	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED  Setting	LPC ROM	S5 PLUS MODE DISABLED  Setting
<b>PULL LOW</b>	-----	FORCE PCIe Gen1  Setting	-----	IGNORE DEBUG STRAP  Setting	FUSION CLOCK MODE  Setting	EC DISABLED  Setting	CLKGEN DISABLED	SPI ROM	S5 PLUS MODE ENABLED

# DEBUG STRAPS




FCH HAS 15K INTERNAL PU FOR PCI\_AD[27:23]





	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE PCI PLL  Setting	DISABLE ILA AUTORUN  Setting	USE FC PLL  Setting	USE DEFAULT PCIe STRAPS  Setting	DISABLE PCI MEM BOOT  Setting
<b>PULL LOW</b>	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIe STRAPS	ENABLE PCI MEM BOOT





**Place these Caps near So-Dimm0.**



SO-DIMM SPD Address is 0XA4  
SO-DIMM TS Address is 0X34



**Place these Caps near So-Dimm1.**



**Quanta Computer Inc.**

**PROJECT : ROAA**


**DDR3 DIMM-1**

Size	Document Number	Rev
		B
Date:	Monday, June 25, 2012	Sheet 14 of 55



Thames/Whistler/Seymour PCIe-Gen2  
0.1uF AC coupling Caps for PCIe GEN1/2

PART 1 OF 9

PCI EXPRESS INTERFACE







Part Description,  
Part Number,  
Footprint need update




Support Thames & Seymour only






CONFIGURATION STRAPS			
STRAPS	PIN	DESCRIPTION	SET
TX_PWRS_ENB	GPIO0	PCIe FULL TX OUTPUT SWING 0 = 50% Tx output swing 1 = Full Tx output swing	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0 = Disable ; 1 = Enable	0
BIF_GEN3_EN_A	GPIO2	PCIe Gen2 Enable 0 = GEN2 not supported at power-on 1 = GEN2 supported at power-on	1
BIF_VGA_DIS	GPIO9	0: VGA Controller capacity enabled 1: VGA Controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	GPIO{13:11}	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type  100 - 512Kbit M25P05A (ST) 101 - 1Mbit M25P10A (ST) 101 - 2Mbit M25P20 (ST) 101 - 4Mbit M25P40 (ST) 101 - 8Mbit M25P80 (ST) 101 - 512Kbit Pm25LV12 (Chinglis) 101 - 1Mbit Pm25LV10 (Chinglis)	001
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 = Disable ; 1 = Enable	0
AUD[1] AUD[0]	VGAHSYNC VGAHSYNC	AUD[1:0]: 00 - No audio function; 01 - Audio for DisplayPort only; 10 - Audio for DisplayPort and HDMI if dongle is detected; 11 - Audio for both DisplayPort and HDMI.	00
CEC_DIS	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0 = Disable ; 1 = Enable	0
RESERVED RESERVED RESERVED	GENLK_CLK GPIO8 GPIO21 GENERIC	RESERVED RESERVED RESERVED RESERVED (for Thames/Whistler/Seymour only)	



Memory Straps	RAM_TYPE_CFG2	RAM_TYPE_CFG1	RAM_TYPE_CFG0	Quanta PN (QuantaBuy)	Vendor PN	Support GPU
900MHz Samsung 1GB(64M*16*8pcs)	0	0	1	AKD5EGGT509	K4W1G1646G-Bc11	For Thames
900MHz Hynix 1GB(64M*16*8pcs)	0	1	0	AKD5LZWTW07	H5TQ1G63DFR-11C	For Thames
900MHz Micron 1GB(64M*16*8pcs)	1	0	0	AKD5EGSTL01	MT41J64M16JT	For Thames



**Quanta Computer Inc.**  
PROJECT :R0AA  
London IO & STRAP  
Date: Tuesday, July 03, 2012, Sheet 16 of 56



	L27	N12	R57	R50	M12	R51	R76	AH12
Heathrow/Chelsea	NC	NC	NC	NC	NC	NC	NC	NC
Thames/Whistler	Stuff 240	NC	Stuff 240	NC	NC	NC	NC	NC
Seymour	NC	Stuff 240	NC	NC	NC	NC	NC	NC

GPU (Pkg)	Preliminary Branding*	Memory Size	Mem Width	Memory Type	Mem Devices	Pro Perf (TDP)*	XT Perf (TDP)*
Heathrow (M2)	HD 7700	2 GB	128bit	128M x16 DDR3	8 pcs	P5500 (25W)	P5800 (35W)
Chelsea (M2)	HD 7700	1 GB	128bit	64M x16 DDR3	8 pcs	P5500 (25W)	P5800 (35W)
Thames (M2)	HD 7600	2GB	128bit	128M x16 DDR3	8 pcs	P4600 (18W)	P5200 (22W)
	HD 7600	1GB	128-bit	64M x16 DDR3	8 pcs	P4600 (18W)	P5200 (22W)
	HD 7500	1GB	64-bit	128M x16 DDR3	4 pcs	P3000 (15W)	P3200 (18W)

GPU	Series Branding*	Mem Size	Mem width	Mem Type	Mem Devices	Pro Perf (TDP)*	XT Perf (TDP)*
Seymour GTX (M2)	HD 7400	512 MB	64-bit	64Mx32 GDDR5	(2pcs)	P2700 (20W)	P2700 (20W)
Thames (M2)	HD7600	1 GB	128-bit	64Mx32 GDDR5	(4pcs)	P5200 (22W)	-
	HD 7600	512 MB	64-bit	64Mx32 GDDR5	(2pcs)	P3800 (18W)	P4200 (25W)
Chelsea (M2)	HD 7700	1GB	128-bit	64Mx32 GDDR5	(4pcs)	P6600 (25W)	P7500 (35W)
	HD 7700	512 MB	128-bit	32Mx32 GDDR5	(4pcs)	P6600 (25W)	P7500 (35W)
Heathrow (M2)	HD 7800	1GB	128-bit	64Mx32 GDDR5	(4pcs)	P8000 (35W)	P9500 (45W)


GPU (Pkg)	Series Branding*	Mem Size	Mem width	Mem Type	Mem Devices	Pro Perf (TDP)*	XT Perf (TDP)*
Thames (M2)	HD 7600	1 GB	64-bit	128Mx16 GDDR5	(4pcs)	P3800 (18W)	-
Chelsea (M2)	HD 7700	2 GB	128-bit	128Mx16 GDDR5	(8 pcs)	P6600 (25W)	P7500 (35W)
	HD 7700	1 GB	128-bit	64Mx16 GDDR5	(8 pcs)	P6600 (25W)	P7500 (35W)
Heathrow (M2)	HD 7800	2 GB	128-bit	128Mx16 GDDR5	(8 pcs)	P8000 (35W)	P9500 (45W)
	HD 7800	1 GB	128-bit	64Mx16 GDDR5	(8 pcs)	P8000 (35W)	P9500 (45W)


**Quanta Computer Inc.**  
PROJECT : R0AA

Size Document Number  
**London\_MEMORY**

Date: Monday, June 25, 2012 Sheet 17 of 55

For Thames/Whistler/Seymour  
 NC\_PCIE\_VDDR and NC\_BIF\_VDDC  
 should be tied with PCIE\_PVDD  
 consumption about 440mA





**GPU Power Rail List**



+1V_GFX=>	+1.8V_GPU=>
+DP_VDDC	+DP_VDDR
+PCIE_VDDC	+PCIE_PVDD
+DPLL_VDDC	+AVDD
+SPLL_VDDC	+DPLL_PVDD
	+TSVDD
	+VDD1DI
	+VDD_CT
	+VDDR4

**GPU Power-on sequence**

- 1 => +3V\_GFX
- 2 => +VCC\_DGFX\_CORE
- 3 => +1V\_GFX
- 4 => +1.5V\_GFX
- 5 => +1.8V\_GFX
- 6 => dGPU\_PWROK

For Thames/Whistler/Seymour  
 +PCIE\_VDDC= 1V@1.1A

For Heathrow/Chelsea  
 +PCIE\_VDDC= 0.935V@1.88A (PCIe Gen2)  
 +PCIE\_VDDC= 0.935V@2.5A (PCIe Gen3)




**Quanta Computer Inc.**  
 PROJECT : R0AA


Size	Document Number	Rev
	<b>London_DP POWER</b>	B
Date:	Thursday, June 28, 2012	Sheet 19 of 55


# CHANNEL A: 1024MB DDR3

- [17] VMA\_MA[13..0]
- [17] VMA\_DQ[63..0]
- [17] VMA\_DM[7..0]
- [17] VMA\_WDQS[7..0]
- [17] VMA\_RDQS[7..0]



Placement has to be close to VRAM







**Quanta Computer Inc.**  
PROJECT : ROAA

Size	Document Number	Rev
	<b>N11M-GE2 VRAM-1(DDR3 BGA96)</b>	1A
Date:	Friday, June 29, 2012	Sheet 20 of 55






# CHANNEL B: 1024MB DDR3

[17] VMC\_MA[13..0]  
 [17] VMC\_DQ[63..0]  
 [17] VMC\_DM[7..0]  
 [17] VMC\_WDQS[7..0]  
 [17] VMC\_RDQS[7..0]



Placement has to be close to VRAM



C11	1	2	*1U/6.3V/X5R	NC
C12	1	2	1U/6.3V/X5R	NC
C9	1	2	1U/6.3V/X5R	NC
C473	1	2	0.1U/16V/X7R	4
C34	1	2	0.1U/16V/X7R	4
C38	1	2	0.1U/16V/X7R	4
C35	1	2	0.1U/16V/X7R	4
C22	1	2	0.1U/16V/X7R	4
C24	1	2	*0.1U/16V/X7R	4

C16	1	2	*1U/6.3V/X5R	NC
C7	1	2	1U/6.3V/X5R	NC
C21	1	2	1U/6.3V/X5R	NC
C6	1	2	1U/6.3V/X5R	NC
C5	1	2	0.1U/16V/X7R	4
C30	1	2	0.1U/16V/X7R	4
C31	1	2	1U/6.3V/X5R	NC
C14	1	2	0.1U/16V/X7R	4
C13	1	2	0.1U/16V/X7R	4
C15	1	2	*0.1U/16V/X7R	4




C489	1	2	*1U/6.3V/X5R	NC
C465	1	2	1U/6.3V/X5R	NC
C479	1	2	1U/6.3V/X5R	NC
C464	1	2	1U/6.3V/X5R	NC
C487	1	2	0.1U/16V/X7R	4
C481	1	2	0.1U/16V/X7R	4
C471	1	2	0.1U/16V/X7R	4
C461	1	2	0.1U/16V/X7R	4
C458	1	2	0.1U/16V/X7R	4
C469	1	2	*0.1U/16V/X7R	4

C470	1	2	*1U/6.3V/X5R	NC
C466	1	2	1U/6.3V/X5R	NC
C463	1	2	1U/6.3V/X5R	NC
C459	1	2	1U/6.3V/X5R	NC
C488	1	2	0.1U/16V/X7R	4
C480	1	2	0.1U/16V/X7R	4
C472	1	2	0.1U/16V/X7R	4
C491	1	2	0.1U/16V/X7R	4
C477	1	2	0.1U/16V/X7R	4
C460	1	2	*0.1U/16V/X7R	4



**Quanta Computer Inc.**  
 PROJECT : ROAA

Size	Document Number	Rev
		1A



Date: Monday, June 25, 2012 Sheet 21 of 55





Update pindefine to follow R08  
Update PN number








[10] INT\_CRT\_RED <math>\rightarrow</math> INT\_CRT\_RED  
 [10] INT\_CRT\_GRE <math>\rightarrow</math> INT\_CRT\_GRE  
 [10] INT\_CRT\_BLU <math>\rightarrow</math> INT\_CRT\_BLU





[10] INT\_CRT\_HSYNC <math>\rightarrow</math> INT\_CRT\_HSYNC  
 [10] INT\_CRT\_VSYNC <math>\rightarrow</math> INT\_CRT\_VSYNC


0926 Change 1.5VS to 3.3VS



Reserve for EMI and close to HDMI CONN



### HDMI Conn.



Quanta Computer Inc.

PROJECT : ROAA




S	OE	Function
X	H	Disconnect
L	L	D=1D
H	L	D=2D

### USB Power share






USBP0_BUS_SW_CB0	Mode
Low	DCP, Auto-detect
High	CDP, BC Spec 1.1

OC limitation	R1	mA
	100k ohm	480
	22.1k ohm	2171

Current limit = 48000/R1





### I continuous 1.5A OC 2.0A M13 Request



### ESD Function

Place ESD diodes as close as USB connector.







**Quanta Computer Inc.**  
PROJECT : ROAA

Size Document Number  
**USB 3.0 port / USB power share**  
Date: Thursday, June 28, 2012 Sheet 25 of 55







# Cardreader (RTS5179GR) Support SD3.0 USH50

Change CON1 footprint to 3in1-143-1300302611-1-22p-r(follow R09)




## Share Pin



	SD CARD	MS CARD
SP1	SW_WP	MS_CLK
SP2		MS_INS#
SP3	SD_D1	MS_D7
SP4	SD_D0	MS_D3
SP5	SD_D7	MS_D5
SP6	SD_CD#	
SP7	SD_D6	MS_D6
SP8	SD_CLK	MS_D2
SP9	SD_D5	MS_D0
SP10	SD_CMD	
SP11	SD_D4	MS_D4
SP12	SD_D3	MS_D1
SP13	SD_D2	MS_D5
SP14		MS_BS




$I_b = (V_b - V_{beksat}) / R_b \Rightarrow (1.5 - 0.7) / 10 = 80\mu A$   
 $I_c = (V_c - V_{ceksat}) / R_c \Rightarrow (3.3 - 0.25) / 10 = 305\mu A$   
 $I_b \gg (I_c / 40 - 70) \Rightarrow 80\mu A > 305 / 40$  [BJT is on sat status]




# HDD





# ODD




## Support Zero power ODD






20120229  
Change CN9 footprint from "88161-08001-80p-1dh" to "88069-8001b-bs-80p-1dh-smt"






**STUFF FOR AUDIO TEST**




AVDD\_3.3 pin is output of internal LDO. Do NOT connect to external supply.




Layout Note: Path from +5V to LPWR\_5.0 and RPWR\_5.0 must be very low resistance (<0.01 ohms). Place bypass caps very close to device.

For EMI, close the audio I/O connector.




Change D6 D7 D9 D10 to BC010K45004





**EMI Reserved Please see Design Guide for audio grounding.**

Check with Layout



**Int. Stereo Speakers**






**Quanta Computer Inc.**  
**PROJECT : ROAA**  
**SIO (ITE8518E)**

Size	Document Number	Rev
		B


Date: Thursday, June 28, 2012 Sheet 31 of 55

# FLASH / RTC


## For EC 4Mbit (512M Byte)



## For FCH 32Mbit (4M Byte)



## RTC




Double, 25'C, Vf=0.4V, If=25mA  
 one, 25'C, Vf=0.35V, If=15.8mA




Quanta Computer Inc.

PROJECT : R0AA

# KEYBOARD CONNECTOR





$V_{i(on\_max)} = -1.4V$   
 $V_{i(off\_min)} = -0.3$







# For USB charger usage

# 3V ALW ON POWER LOGIC




## TO PWR button board







SYS_SHD#	4.7K	6.8K	10K	15K	22K	33K
ALERT#	77°C	83°C	89°C	95°C	101°C	107°C
4.7K	77°C	83°C	89°C	95°C	101°C	107°C
6.8K	78°C	84°C	90°C	96°C	102°C	108°C
10K	79°C	85°C	91°C	97°C	103°C	109°C
15K	80°C	86°C	92°C	98°C	104°C	110°C
22K	81°C	87°C	93°C	99°C	105°C	111°C
33K	82°C	88°C	94°C	100°C	106°C	112°C



**G781-1P8**  
**SMBus address is 1001101xb (9Ah) (x is R/W bit).**




**Quanta Computer Inc.**

**PROJECT : R07**


Size	Document Number	Rev
		1A
Date: Monday, June 25, 2012		Sheet 36 of 55

**System Reset Circuit**


### Power




### Bluetooth / WLAN on/off LED








### Battery





### HDD activity LED.







Del Colay reserve




Chip test mode enable.  
3.3V tolerant. Internally pulled down at ~ 150K ohm  
TEST ==  
L: Normal operation (default)  
H: Test mode enable

Programmable output pre-emphasis level setting for channel A  
3.3V tolerant. Internally pulled down at ~ 150K ohm  
[A\_DE1, A\_DE0] ==  
LL: 3.5dB de-emphasis  
LH: No de-emphasis  
HL: 7dB de-emphasis with boost output swing  
HH: 5dB de-emphasis with boost output swing

Equalizer control and program for channel A  
3.3V tolerant. Internally pulled down at ~ 150K ohm  
[A\_EQ1, A\_EQ0] ==  
LL: adaptive EQ enable  
LH: program EQ for channel loss up to 7dB  
HL: program EQ for channel loss up to 14.5dB  
HH: program EQ for channel loss up to 11.5dB

Programmable output pre-emphasis level setting for channel B  
3.3V tolerant. Internally pulled down at ~ 150K ohm  
[B\_DE1, B\_DE0] ==  
LL: 3.5dB de-emphasis  
LH: No de-emphasis  
HL: 7dB de-emphasis with boost output swing  
HH: 5dB de-emphasis with boost output swing


Equalizer control and program for channel B  
3.3V tolerant. Internally pulled down at ~ 150K ohm  
[B\_EQ1, B\_EQ0] ==  
LL: adaptive EQ enable  
LH: program EQ for channel loss up to 7dB  
HL: program EQ for channel loss up to 14.5dB  
HH: program EQ for channel loss up to 11.5dB



check EC if set this pin to push-pull function

[31] AC\_OFF

The ESD is highly potential issue on PSID pin(Q1), a Gate-Source zener for ESD ruggedness, such as FDV301N(Fairchild) is recommended or able to sustain 6KV ESD protection.












**+VCHGR**  
**Charging current: 1.32A**  
**(6cell/2200mAh)**  
**Freq: 750K**

Adapter type	65W	90W
ADAPT_TRIP_SET	0	1
SETTING CURRENT	3.7A	5.6A

Register Address	Register Name
0x12H	ChargeOption()
0x14H	ChargeCurrent()
0x15H	ChargeVoltage()
0x3FH	InputCurrent()
0xFEH	ManufacturerID()
0xFFH	DeviceID()

<default>






$$V_{OUT} = (R3 / (R2 + R3)) * 1.8$$


Outputs Management by S3, S5 control

State	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	On	On	On
S3	LO	HI	On	On	Off (Hi-Z)
S4/S5	LO	LO	Off (discharge)	Off (discharge)	Off (discharge)

MODE Selection				
	Resistance between MODE and GND	Frequency	Discharge Mode	
R1	200K_4	CS42002JB14	400k Hz	Tracking Discharge
R1	100K_4	CS41002JB20	300k Hz	
R1	68K_4	CS36802JB12	300k Hz	Non-tracking
R1	47K_4	CS34702JB21	400k Hz	Discharge



**Quanta Computer Inc.**  
 PROJECT : R0AA

Size:  Document Number: **+1.5V\_DDR/0.75V(TPS51216)** Row:  B  
 Date:  Sheet: 42 of 55




Remove SPR8

**+1.2V\_VDDPR**  
**TDC: 5.95A**  
**Peak: 8.0A**  
**OCP: 8.8A**  
**Freq: 300K**




Remove SPR16

**+1.1V\_SUS**  
**IDC: 3.64A**  
**Peak: 5.2A**  
**OCP: 5.7A**  
**Freq: 300K**




### VDD\_CORE



**+VCC\_CORE**  
**TDC: 36A**  
**Peak: 50A**  
**OCF: 59A**  
**Freq: 310K**

### VDDNB\_CORE




**+VDDNB\_CORE**  
**TDC: 25A**  
**Peak: 33A**  
**OCF: 43A**  
**Freq: 310K**

Register Name	Default Value		Address (HEX)	i2C R/W	Notes
	Value	Hex			
Initial_offset	RailA	0V	00H	A1H	Default
	RailB	0V	00H	E1H	Default
IDDSpike	RailA	64A	0FH	A3H	Default
	RailB	32A	0FH	E3H	Default
Slew rate	RailA	10mV/us	03H	A4H	Default
	RailB	10mV/us	03H	E4H	Default
Special_offset	RailA	0V	00H	A8H	Default
	RailB	0V	00H	E8H	Default
Temp_max	RailA	100C	01H	A6H	Default
	RailB	100C	01H	or E6H	Default
Freq	RailA	3.06usV	12H	A5H	Setting by EC
	RailB	3.06usV	12H	or E5H	Setting by EC

**Quanta Computer Inc.**  
**PROJECT : R0AA**

Size	Document Number	Rev
<b>+VDD_CORE(OZ8321_LN)</b>		B
Date:	Sheet	45 of 55






**+5V\_ALW**  
 TDC: 7.8A  
 Peak: 11.2A  
 OCP: 12.3A  
 Freq: 300K

**+3.3V\_ALW**  
 TDC: 4.5A  
 Peak: 6.4A  
 OCP: 7.0A  
 Freq: 375K

Add 100k ohm for 15\_ALW

Enable



TPS51125A and RT8205N components differentia table				
	TPS51125A	AL051125002	RT8205N	P/N not ready
R1	NC	N/A	R1 470K	CS44702JB15
R2	NC	N/A	R2 200K	CS42002JB14
R3	0_6	CS00003J951	R3 0_6	N/A
C1	10uF/6.3V_8	CH61001KA94	C1 4.7uF/6.3V_8	CH5471K1A00
C2	10uF/6.3V_8	CH61001KA94	C2 4.7uF/6.3V_8	CH5471K1A00
Q1	DDTA114YUA	N/A	Q1 DDTA114YUA	BA001140001
Q2	2N7002W-7-F	N/A	Q2 2N7002W-7-F	BAM70020040

TPS51125A TONSEL Connection and Switching Frequency				
Ton	REG5	REG3	VREF	GND
Channel1 Fs	365 kHz	300 kHz	245 kHz	200 kHz
Channel2 Fs	460 kHz	375 kHz	305 kHz	250 kHz

VID0	VID1	V-CORE
1	1	0.9V
1	0	0.95V
0	1	1.0V
0	0	1.05V

