


LE4 BLOCK DIAGRAM

Yonah /Calistoga /ICH-7m

BOM MARK
 E@ EXT VGA POPULATE
 I@ INV VGA POPULATE
 F@ FIR MODULE POPULATE
 4@ 4401 10/100M POPULATE
 5@ 5788 1G POPULATE



- SYSTEM POWER MAX1993 (1.2V/NB_CORE/1.25V)** PG 41
- CPU CORE MAX8771 POWER VCORE 1.2V /44A** PG 38
- SYSTEM MAX8734 POWER(3/5V)** PG 39
- SYSTEM POWER MAX8632 (1.8VSUS/0.9V SMDDR_VREF)** PG 36
- BATT CHARGER MAX8724** PG 35
- DISCHARGE** PG 40

PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : GND
- LAYER 3 : IN1
- LAYER 4 : VCC
- LAYER 5 : IN2
- LAYER 6 : IN3
- LAYER 7 : GND
- LAYER 8 : BOT

PROJECT : LE4
Quanta Computer Inc.


Size	Document Number	Rev
	BLOCK DIAGRAM	1A
Date:	Wednesday, November 16, 2005	Sheet 1 of 42

Board Stack up Description


PCB Layers

- Layer 1 TOP(Component,Other)
- Layer 2 Ground Plane
- Layer 3 IN1
- Layer 4 Power Plane
- Layer 5 IN2
- Layer 6 IN3
- Layer 7 Ground Plane
- Layer 8 BOTTOM

Power On Sequencing Timing Diagram



Dothan Power-up Timing Specifications




Ta=VCC and VCCP assertion to VID[5:0] valid
 Tb=VID[5:0] stable to VCC valid
 Tc=BCLK stable to PWRGOOD assertion
 Td=PWRGOOD to RESET# de-assertion time
 Te=Vcc,boot valid to PWRGOOD assertion time

Voltage Rails

Voltage Rails	ON S0-S2	ON S3	ON S4	ON S5	Control signal
VCC_CORE Core voltage for Processor	X				VR_ON 0.726V-0.94V
VCCP Core voltage for CPU / NB	X				VR_ON
SMDRR_VTERM0.9V for DDR2 Termination voltage	X				MAINON
RVCC1.5	X	X	X		RVCC_ON
RVCC3	X	X	X		RVCCD
VCC1.5	X				MAIND
VCC2.5	X				MAINON
VCC3	X				MAIND
VCC5	X				MAIND
1.8VSUS	X	X			SUSON
3VSUS	X	X			SUSD
5VSUS	X	X			SUSD
3VPCU	X	X	X	X	VL
5VPCU	X	X	X	X	VL
9VPCU	X	X	X	X	5VPCU

ACIN POWER ON TIMING




Voltage Rails	ON S0-S1	ON S3	ON S4	ON S5	Control signal
VCC_CORE Core voltage for Processor	X				VRON
GMCH_VTT Core voltage for GMCH 1.05V	X				MAINON
SMDRR_VTERM 0.9V for DDR II Termination voltage	X				MAINON
SMDRR_VREF 0.9V for DDR II Reference Voltage	X				MAINON
GMCH_1.5V	X				MAINON
1.8VSUS 1.8V for DDR II voltage	X	X			SUSON
+2.5V	X				MAINON
3VPCU	X	X	X	X	VL
3VSUS	X	X			SUSON
+3V	X				MAINON
5VPCU	X	X	X	X	VL
5VSUS	X	X			SUSON
+5V	X				MAINON
MIN POWER SOURCE	X	X	X	X	

PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
PCI7402	AD25	REQ1# / GNT1#	PIRQ B/C/D

FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

Place these termination to close CK410M. Cause those Pin-out is for Current-Mode.



LE4 A:
 Changed new function
 Solved sometimes can't power on

LE4 B:
 Add R566 pull high with FSA

LE4 A:
 Del this function desgin

Connect ICH6 SMB

Connect DDR Module's SMB





These are for backdrive issue


CT_0229: Change MOS to RHU002N06 due to layout concern.

CT_0505: Change footprint to TSSOP56-8-1-5 from TSSOP56-240

Bypass CAPs need to follow Bypass CAP. Routing Rule, no vias between CAP to CHIPSET VCC Pin or GND.





Tie to VCC (Logic 1) is for ITP using.
 Tie to GND (Logic 0) is for PCIE using.





LE4 A:
Modify circuit


XDP PU_R < 0.2"
Why BMP5 need PH ?




PROJECT : LE4
Quanta Computer Inc.





Size	Document Number	Rev
	Yonah/Merom (Host)	1A

Date: Tuesday, March 14, 2006 Sheet 4 of 42



Uninstall R267 , Q28 , Q26 for Intel sighting -> CPU thermal die bug /0506







PROJECT : LE4

Quanta Computer Inc.


Size	Document Number	Rev
	Calistoga_B (VGA,DMI)	1A
Date:	Tuesday, March 14, 2006	Sheet 7 of 42





VCC

NCTF




- Calistoga
- MCH_CFG_5 Low = DMI X2, High=DMIx4
 - MCH_CFG_6 DDR : Low =Moby Dick, High= Calistoga (Default)
 - MCH_CFG_7 CPU Strap Low=RSVD, High=Mobile CPU
 - MCH_CFG_9 PCI Exp Graphics Lane: Low =Reserved,High=Mobility
 - MCH_CFG_10 Host PLL VCC Select: Low=Reserved, High=Mobility
 - MCH_CFG_11: Low=Calistoga, High=Reserved
 - MCH_CFG_16 FSB Dynmic ODT: Low=Dynamic ODT Disabled, High=Dynamic ODT Enabled.
 - MCH_CFG_18 VCC Select: LOW=1.05V, High=1.5V
 - MCH_CFG_19 DMI LANE Reversal:Low=Normal,High=LANES Reversed.
 - MCH_CFG_20 PCIe Backward interoperability mode: Low= only SDVO or PCIe x1 is operational (defaults) ,High=SDVO and PCIe x1 are operation simultaneously via the PEG port.

Have to review again
ADD Matrix in silkscreen



place C51 on BA15 Ball

Depopulate R2504 for Calistoga-Allen








LE4 B: del 1.5V_AUX power plane





LE4 B: change +1.5V_AUX to +1.5V



LE4 B: del R111, C246
change +1.5V_AUX to 1.5V



POWER





- VTT_0 AC14
- VTT_1 AB14
- VTT_2 W14
- VTT_3 V14
- VTT_4 T14
- VTT_5 R14
- VTT_6 P14
- VTT_7 N14
- VTT_8 M14
- VTT_9 L14
- VTT_10 AD13
- VTT_11 AC13
- VTT_12 AB13
- VTT_13 AA13
- VTT_14 Y13
- VTT_15 W13
- VTT_16 U13
- VTT_17 T13
- VTT_18 R13
- VTT_19 N13
- VTT_20 M13
- VTT_21 L13
- VTT_22 AB12
- VTT_23 AA12
- VTT_24 Y12
- VTT_25 W12
- VTT_26 V12
- VTT_27 U12
- VTT_28 T12
- VTT_29 R12
- VTT_30 P12
- VTT_31 N12
- VTT_32 M12
- VTT_33 L12
- VTT_34 R11
- VTT_35 P11
- VTT_36 N11
- VTT_37 M11
- VTT_38 R10
- VTT_39 P10
- VTT_40 N10
- VTT_41 M10
- VTT_42 P9
- VTT_43 N9
- VTT_44 M9
- VTT_45 R8
- VTT_46 N8
- VTT_47 P8
- VTT_48 M8
- VTT_49 P7
- VTT_50 N7
- VTT_51 M7
- VTT_52 R6
- VTT_53 P6
- VTT_54 M6
- VTT_55 A6
- VTT_56 R5
- VTT_57 P5
- VTT_58 N5
- VTT_59 M5
- VTT_60 P4
- VTT_61 N4
- VTT_62 M4
- VTT_63 R3
- VTT_64 P3
- VTT_65 N3
- VTT_66 M3
- VTT_67 R2
- VTT_68 P2
- VTT_69 N2
- VTT_70 M2
- VTT_71 D2
- VTT_72 AB1
- VTT_73 B1
- VTT_74 N1
- VTT_75 W1
- VTT_76 M1


2005/07/14

2005/07/14

VTT_56, VTT_71 and 72 are attached with 0.1u separated .Checking





RTC




ICH7 internal VR enable strap

	INTVRMEN
Enable (default)	1
Disable	0




MINI CARD PCI-E

EXPRESS CARD (NEW CARD)



- Bluetooth Module
- Mini PCI e
- MB USB
- IO USB
- IO USB
- IO USB W/O DSUB
- FINGER PRINT
- Can't this USB port spec. for Lenovo




Difference

(31) OC2#

T270

T271



ICH7 Boot BIOS select

	STRAP	GNT5# R1	GNT4# R2
LPC (default)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF





Don't connect to PCI device / Express card

PROJECT : LE4
Quanta Computer Inc.



Size: Document Number: ICH7-M PCI E (2 of 4) Rev: 1A

Date: Tuesday, March 14, 2006 Sheet: 13 of 42

R376
No stuff-->boot
Stuff-->No boot




LE4 C:
Add to select power on/off for USB function







BOARD_ID0 GPIO21	BOARD_ID1 GPIO19	BOARD_ID2 GPIO34	BOARD_ID3 GPIO36	BOARD_ID4 GPIO37
L	L	L	L	L
L	L	L	L	H

LE3--L
LE4--H

U23E		
A4	VSS[1]	VSS[98]
A23	VSS[2]	VSS[99]
B1	VSS[3]	VSS[100]
B8	VSS[4]	VSS[101]
B11	VSS[5]	VSS[102]
B14	VSS[6]	VSS[103]
B17	VSS[7]	VSS[104]
B20	VSS[8]	VSS[105]
B26	VSS[9]	VSS[106]
B28	VSS[10]	VSS[107]
C2	VSS[11]	VSS[108]
C6	VSS[12]	VSS[109]
C27	VSS[13]	VSS[110]
D10	VSS[14]	VSS[111]
D13	VSS[15]	VSS[112]
D18	VSS[16]	VSS[113]
D21	VSS[17]	VSS[114]
D24	VSS[18]	VSS[115]
E1	VSS[19]	VSS[116]
E2	VSS[20]	VSS[117]
E4	VSS[21]	VSS[118]
E8	VSS[22]	VSS[119]
E15	VSS[23]	VSS[120]
F3	VSS[24]	VSS[121]
F4	VSS[25]	VSS[122]
F5	VSS[26]	VSS[123]
F12	VSS[27]	VSS[124]
F27	VSS[28]	VSS[125]
F28	VSS[29]	VSS[126]
G1	VSS[30]	VSS[127]
G2	VSS[31]	VSS[128]
G5	VSS[32]	VSS[129]
G6	VSS[33]	VSS[130]
G8	VSS[34]	VSS[131]
G14	VSS[35]	VSS[132]
G18	VSS[36]	VSS[133]
G21	VSS[37]	VSS[134]
G24	VSS[38]	VSS[135]
G25	VSS[39]	VSS[136]
G26	VSS[40]	VSS[137]
H3	VSS[41]	VSS[138]
H4	VSS[42]	VSS[139]
H24	VSS[43]	VSS[140]
H27	VSS[44]	VSS[141]
H28	VSS[45]	VSS[142]
J1	VSS[46]	VSS[143]
J2	VSS[47]	VSS[144]
J5	VSS[48]	VSS[145]
J24	VSS[49]	VSS[146]
J25	VSS[50]	VSS[147]
J26	VSS[51]	VSS[148]
K24	VSS[52]	VSS[149]
K27	VSS[53]	VSS[150]
K28	VSS[54]	VSS[151]
L13	VSS[55]	VSS[152]
L15	VSS[56]	VSS[153]
L24	VSS[58]	VSS[155]
L25	VSS[59]	VSS[156]
L26	VSS[60]	VSS[157]
M3	VSS[61]	VSS[158]
M4	VSS[62]	VSS[159]
M5	VSS[63]	VSS[160]
M12	VSS[64]	VSS[161]
M13	VSS[65]	VSS[162]
M14	VSS[66]	VSS[163]
M15	VSS[67]	VSS[164]
M16	VSS[68]	VSS[165]
M17	VSS[69]	VSS[166]
M24	VSS[70]	VSS[167]
M27	VSS[71]	VSS[168]
M28	VSS[72]	VSS[169]
N1	VSS[73]	VSS[170]
N2	VSS[74]	VSS[171]
N5	VSS[75]	VSS[172]
N6	VSS[76]	VSS[173]
N11	VSS[77]	VSS[174]
N12	VSS[78]	VSS[175]
N13	VSS[79]	VSS[176]
N14	VSS[80]	VSS[177]
N15	VSS[81]	VSS[178]
N16	VSS[82]	VSS[179]
N17	VSS[83]	VSS[180]
N18	VSS[84]	VSS[181]
N24	VSS[85]	VSS[182]
N25	VSS[86]	VSS[183]
N26	VSS[87]	VSS[184]
P3	VSS[88]	VSS[185]
P4	VSS[89]	VSS[186]
P12	VSS[90]	VSS[187]
P13	VSS[91]	VSS[188]
P14	VSS[92]	VSS[189]
P15	VSS[93]	VSS[190]
P16	VSS[94]	VSS[191]
P24	VSS[95]	VSS[192]
P27	VSS[96]	VSS[193]
	VSS[97]	VSS[194]



LE4 C:
Del C386
Add C718 and C719



CLOCK 0,1
CKE 0,1 H 5.2

CLOCK 3,4
CKE 2,3 H 9.2

PROJECT : LE4
Quanta Computer Inc.



Size Document Number Rev
DDR II SO-DIMM (200P) 1A

Date: Tuesday, March 14, 2006 Sheet 16 of 42





DDR II DUAL CHANNEL A,B.


DDR II A CHANNEL




DDR II B CHANNEL























Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM











	CFG3	CFG2	CFG1	CFG0
128MB(16M*16)	0	0	1	0
G72M	1	0	0	0



Thermal Sensor for Graphic




B: Change U9 from G781-1 to MAX6649 for thermal issue
D: Change U9 footprint from SOIC8 to MSOP8













R_LCD_A0-	R72	E@0_4	LCD_A0- (7,22)
R_LCD_A0+	R73	E@0_4	LCD_A0+ (7,22)
R_LCD_A1-	R83	E@0_4	LCD_A1- (7,22)
R_LCD_A1+	R87	E@0_4	LCD_A1+ (7,22)
R_LCD_A2-	R78	E@0_4	LCD_A2- (7,22)
R_LCD_A2+	R79	E@0_4	LCD_A2+ (7,22)
R_LCD_ACLK-	R88	E@0_4	LCD_ACLK- (7,22)
R_LCD_ACLK+	R92	E@0_4	LCD_ACLK+ (7,22)

PROJECT : LE4
Quanta Computer Inc.




FB_CMD[0..26] (20)
 FBD[0..63] (20)
 FBDQM[0..7] (20)
 FBDQS[0..7] (20)







LCD CONNECTOR



LCD VCC




INVERTER POWER CIRCUIT

	S0
-1.75% (DOWN)	0
0.85% (CENTER)	1

PROJECT : LE4
Quanta Computer Inc.


ESD PORTECTION



LE4 C:

Change D7 packing

LE4 B:
SWAP parts




CRT PORT

TV-OUT


LE4 C:

Change C425, C434 and C427 from 6p to 270p
 Change C424, C433 and C429 from 6p to 330p
 Change L35 size from 0603 to 0805
 Add C712, C713 and C714



- (7) CRT_R_COM R414 I@0.4 VGA RED SYS
- (7) CRT_G_COM R410 I@0.4 VGA GEN SYS
- (7) CRT_B_COM R405 I@0.4 VGA BLU SYS
- (7) VSYNC_COM RN4 1 I@4P2R-S-0 VSYNC
- (7) HSYNC_COM RN4 3 I@4P2R-S-0 HSYNC
- (7) DDCCLK RN2 3 I@4P2R-S-0 CRTDCLK
- (7) DDCDAT RN2 1 I@4P2R-S-0 CRTDDAT
- (19) VGA_RED R413 E@0.4 VGA RED SYS
- (19) VGA_GRN R408 E@0.4 VGA GEN SYS
- (19) VGA_BLU R402 E@0.4 VGA BLU SYS
- (19) VGAVSYNC RN3 3 E@4P2R-S-0 VSYNC
- (19) VGAHSYNC RN3 1 E@4P2R-S-0 HSYNC
- (19) VGADDCCLK RN1 1 E@4P2R-S-0 CRTDCLK
- (19) VGADDCDAT RN1 3 E@4P2R-S-0 CRTDDAT

- (7) TV_Y/G R422 I@0.4 TV_Y/G SYS
- (7) TV_C/R R418 I@0.4 TV_C/R SYS
- (7) TV_COMP R427 I@0.4 TV_COMP SYS
- (19) TV_Y R424 E@0.4 TV_Y/G SYS
- (19) TV_C R420 E@0.4 TV_C/R SYS
- (19) TV_CVBS R429 E@0.4 TV_COMP SYS



LE4 B:

Add U44, U45, R596, C708, C709

Intel CRB
 150 ohm @ 100MHZ
 (100mA)
 6pf 16V


CX8PG181001 (180 ohm, 1.5A)

CH00606TB04 CH00606TB04










PROJECT : LE4
Quanta Computer Inc.

Size	Document Number	Rev
	CRT & TV-OUT CONN	1A
Date:	Tuesday, March 14, 2006	Sheet 23 of 42



DO NOT INSERT SD/MMC, MEMORYSTICK AND XD SIMULTANEOUSLY.

3 IN1 CARD READER (push-push)




CARD BUS

CARD BUS SLOT
FOX_1CA4C5G2-TC_CARD BUS

PROJECT : LE4
Quanta Computer Inc.


INT K/B



KB-CON(85201-24051)


1/27 update keymatrix as same as le1

M/B TO MODEM/B








LE4 C:
Change USBEN meaning from OC# to GPIO#

MODEM B TO B(88019-40N0)





Reverse +3V to FIR LED_A








PROJECT : LE4
Quanta Computer Inc.


Size	Document Number	Rev
	SCREW hole EMI pad	1A
Date:	Tuesday, March 14, 2006	Sheet 26 of 42

Need one more wireless LED /mini card on MB ?
currently , No LED here






0816a






EAPD
 low:mute







AUDIO POWER



AUDIO POWER




GAIN	SPKR MODE	HP MODE
0	10.5	3
1	9	0




08/04:Change CN5 Left/right pin define and P/N






Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.




I/O Address	Index	Data
BADDR1-0	2E	2F
0 1	4E	4F
1 0	(HCFG0BAH, HCFG0BAL) (HCFG1BAH, HCFG1BAL)+1	
1 1	Reserved	



LE4 B: Change BT4# from pin 43 to pin176


LE4 B: Change pin 176 form 551_LPCPD# to BT4#

LE4 B: pin 24 add 591_PME#



FLASH 8Mbit (1M Byte), NO PLCC TYPE


AMD : Pin 10 is RESET# ; Pin12 is RY/BY#
SST : Pin10,12 are NC



IOSEL# is NC now

LE4 B:

LE4 A:













1.AMD-29LV081B require MAX 500nS Tready for it's hardware reset.And MAX6326_UR29 has >100mS reset timing.So we can tie it's reset# pin to +3VALW directly.
2.SIO has internal 20 mS delay of VCC1_PWROK

Battery LED BLUE and AMBER








PROJECT : LE4
Quanta Computer Inc.

Size	Document Number	Rev
	PC87541 & FLASH	1A
Date:	Tuesday, March 14, 2006	Sheet 30 of 42





Finger Printer

SATA HDD



ODD LE4 B:
CN24 change back to LE2 footprint





Voltage Rail	4401	5702	5705M
VDDIO_PCI	3V_S5	+3V	+3V
+3V_2.5V_LAN	3.3V	2.5V	2.5V
+1.8V_1.2V_LAN	1.8V	1.2V	1.2V

15mm x 15mm BGA196

LE4 C:
Select enable or disable LAN function


4401, 5788 support CLKRUN
4401 and 5788M don't support SMBus

BCM4401 is for 10/100(1.8)
BCM5702 is for giga
BCM5705M is for giga cost-down(12)


PROJECT : LE4
Quanta Computer Inc.


Size	Document Number	Rev
	BCM4401/5705M LAN	A
Date:	Tuesday, March 14, 2006	Sheet 33 of 42

B:Change 10/100 LAN transform U23 to ST1284A(DB0MWLAN09)




B:Change LED define






$I_{input} = (V_{CLS} / V_{REF}) * (0.075 / R_{S1})$
 $I_{CHG} = (V_{ICTL} / V_{REFIN}) * (0.075 / R_{S2})$



LE4 B:
Change netname from
VR_PWRGD_CK410# to CLK_EN#



LE4 B: change PC68
10u 25V_1206 to 4.7u_0805

LE4 B:
Change
open-short to
bead

LE4 B:
Change
footprint

LE4 B:
Add PC20 in BOM

LE4 B:
Change
footprint

LE4 B:
Add PC20
in BOM

LE4 B:
Del PC26
parts in
BOM

- (5) H_VID0
- (5) H_VID1
- (5) H_VID2
- (5) H_VID3
- (5) H_VID4
- (5) H_VID5
- (5) H_VID6

- (30) VRON
- (30,36,38,39,41) HWPG
- (4) PSI#
- (4,12) ICH_DPRSTP#
- (14) PM_DPRSLPVR

LE4 B:
Change rename


Add layout note on pins 22 and 28 of MAX8771 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.


Sense lines are 18 mil wide, Z0=27.4 Ohm. Use differential routing with 7 mil spacing. Route external layer with solid GND reference (no split planes). Use 25 mil separation from any other signal.




Use differential routing away from switch nodes 8771LX1 and 8771LX2

distribute evenly between N side and S side, preferably on secondary side.


distribute evenly between N side and S side, preferably on secondary side.







DISCHARGE



LE4 A:
S5_ON a:
Cancel Circuit

LE4 A:
S5_ON b:
Modify discharge circuit with +3V_S5


LE4 B:
Modify discharge circuit with +3V_S5

LE4 C:
Change power plane from 10V to +15V

200mils
S0-S5
LE4 A:
modify PQ40

LE4 B: add PL28
VCNTL 2.5VA
+2.5VA
+2.5V/ 1A
+2.5VRUN

LE4 B:
Change Power plane



MODEL	REV	CHANGE LIST		CW3 M/B	
				FROM	TO
CW3 M/B	1A	0316~0317	1. ADD EMI Solution (Per EMI Team suggestion)	A1A	