


CW4 BLOCK DIAGRAM

01

PCB STACK UP









- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : IN3
- LAYER 7 : SGND2
- LAYER 8 : BOT



PROJECT : CW4
Quanta Computer Inc.

Size	Document Number	Rev
Custom	BLOCK DIAGRAM	1A
Date:	Friday, November 03, 2006	Sheet 1 of 44


PCB Layers

Layer 1		TOP
Layer 2		GND
Layer 3		IN1
Layer 4		IN2
Layer 5		SVCC
Layer 6		IN3
Layer 7		GND
Layer 8		BOTTOM


Voltage Rails

Voltage Rails	ON S0-S2	ON S3	ON S4	ON S5	Control signal
VCC_CORE	X				VRON
+1.5V	X				MAINON
+1.05V	X				MAINON
5V_S5/3V_S5/1.5V_S5	X	X	X	X	S5_ON
5VSUS/3VSUS/1.8VSUS	X	X			SUSON
SMDDDR_VTERM/+2.5V/+3V/+5V/+12V	X				MAINON
+VCC_GFX_CORE/+1.2V_GFX_PCIE	X				MAINON
LANVCC	X	X	X	X	LAN_ON
3VPCU	X	X	X	X	VL
5VPCU	X	X	X	X	VL

Power On Sequencing Timing Diagram




YONAH Power-up Timing Specifications




Ta=VCC and VCCP assertion to VID[5:0] valid
 Tb=VID[5:0] stable to VCC valid
 Tc=BCLK stable to PWRGOOD assertion
 Td=PWRGOOD to RESET# de-assertion time
 Te=Vcc,boot valid to PWRGOOD assertion time




ACIN POWER ON TIMING




PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
RICOH832	AD25	REQ0# / GNT0#	INT E#/F#

 PROJECT : CW4
Quanta Computer Inc.




Size: Custom	Document Number	Rev: 1A
SYSTEM INFORMATION		
Date: Friday, November 03, 2006	Sheet: 2	of 44



internal have already build-in 33ohm damping resistor




0=overclocking of CPU and SRC Allowed
1 = overclocking of CPU and SRC not Allowed






CGCLK_SEL = FCTSEL1



FCTSEL1 (PIN13)	PIN13	PIN14	PIN17	PIN18
0=UMA	DOT96T	DOT96C	SRCT1/LCDDT_100	SRCT1/LCDDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS

CPU Clock select




FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33






Layout Note:
 Place voltage divider within 0.5" of GTLREF pin








Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 1%	VTT	Within 2.0" of the ITP
TRST#	500-680ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 1%	GND	Within 2.0" of the ITP
TDO	150 ohm +/- 5%	VTT	Within 2.0" of the ITP







ICCODE:
for Merom processors
recommended design
target is 44A

ICCP:
1.before vccore stable
peak current is 4.5A
2.after vccore stable
continue current is
2.5A

ICCA 130mA



Layout out:
Place these inside socket cavity on North side secondary.



U23A

H_D#0	E2	H_D#_0
H_D#1	G2	H_D#_1
H_D#2	G7	H_D#_2
H_D#3	M6	H_D#_3
H_D#4	H7	H_D#_4
H_D#5	H3	H_D#_5
H_D#6	G4	H_D#_6
H_D#7	F3	H_D#_7
H_D#8	N8	H_D#_8
H_D#9	H2	H_D#_9
H_D#10	M10	H_D#_10
H_D#11	N12	H_D#_11
H_D#12	N9	H_D#_12
H_D#13	H5	H_D#_13
H_D#14	P13	H_D#_14
H_D#15	K9	H_D#_15
H_D#16	M2	H_D#_16
H_D#17	W10	H_D#_17
H_D#18	Y4	H_D#_18
H_D#19	V4	H_D#_19
H_D#20	M3	H_D#_20
H_D#21	J1	H_D#_21
H_D#22	N5	H_D#_22
H_D#23	N3	H_D#_23
H_D#24	W6	H_D#_24
H_D#25	W9	H_D#_25
H_D#26	N2	H_D#_26
H_D#27	Y7	H_D#_27
H_D#28	Y9	H_D#_28
H_D#29	P4	H_D#_29
H_D#30	W3	H_D#_30
H_D#31	N1	H_D#_31
H_D#32	AD12	H_D#_32
H_D#33	AE3	H_D#_33
H_D#34	AD9	H_D#_34
H_D#35	AC9	H_D#_35
H_D#36	AC7	H_D#_36
H_D#37	AC14	H_D#_37
H_D#38	AD11	H_D#_38
H_D#39	AC11	H_D#_39
H_D#40	AB2	H_D#_40
H_D#41	AD7	H_D#_41
H_D#42	AB1	H_D#_42
H_D#43	Y3	H_D#_43
H_D#44	AC6	H_D#_44
H_D#45	AE2	H_D#_45
H_D#46	AC5	H_D#_46
H_D#47	AG3	H_D#_47
H_D#48	AJ9	H_D#_48
H_D#49	AH8	H_D#_49
H_D#50	AJ14	H_D#_50
H_D#51	AE9	H_D#_51
H_D#52	AE11	H_D#_52
H_D#53	AH12	H_D#_53
H_D#54	AJ5	H_D#_54
H_D#55	AH5	H_D#_55
H_D#56	AJ6	H_D#_56
H_D#57	AE7	H_D#_57
H_D#58	AJ7	H_D#_58
H_D#59	AJ2	H_D#_59
H_D#60	AE5	H_D#_60
H_D#61	AJ3	H_D#_61
H_D#62	AH2	H_D#_62
H_D#63	AH13	H_D#_63

HOST

H_A#_3	J13	H_A#3
H_A#_4	B11	H_A#4
H_A#_5	C11	H_A#5
H_A#_6	M11	H_A#6
H_A#_7	C15	H_A#7
H_A#_8	L13	H_A#8
H_A#_9	G17	H_A#9
H_A#_10	C14	H_A#10
H_A#_11	K16	H_A#11
H_A#_12	B13	H_A#12
H_A#_13	L16	H_A#13
H_A#_14	J17	H_A#14
H_A#_15	B14	H_A#15
H_A#_16	K19	H_A#16
H_A#_17	P15	H_A#17
H_A#_18	R17	H_A#18
H_A#_19	B16	H_A#19
H_A#_20	H20	H_A#20
H_A#_21	D19	H_A#21
H_A#_22	M17	H_A#22
H_A#_23	N16	H_A#23
H_A#_24	J19	H_A#24
H_A#_25	B18	H_A#25
H_A#_26	E19	H_A#26
H_A#_27	B17	H_A#27
H_A#_28	B15	H_A#28
H_A#_29	E17	H_A#29
H_A#_30	C18	H_A#30
H_A#_31	A19	H_A#31
H_A#_32	B19	H_A#32
H_A#_33	N19	H_A#33
H_A#_34		
H_A#_35		

H_ADSTB#_0	G12	H_ADSTB#_0
H_ADSTB#_1	H17	H_ADSTB#_1
H_ADSTB#_2	G20	H_ADSTB#_2
H_ADSTB#_3	C8	H_ADSTB#_3
H_ADSTB#_4	E8	H_ADSTB#_4
H_BNR#	F12	H_BNR#
H_BPR#	D6	H_BPR#
H_DEFER#	C10	H_DEFER#
H_DBSY#	AM5	H_DBSY#
HPLL_CLK	AM7	CLK_MCH_BCLK#_3
HPLL_CLK#	H8	CLK_MCH_BCLK#_3
H_DPWR#	K7	H_DPWR#
H_DRDY#	E4	H_DRDY#
H_HIT#	C6	H_HIT#
H_HITM#	G10	H_HITM#
H_LOCK#	B7	H_LOCK#
H_TRDY#		H_TRDY#


H_DIN#_0	K5	H_DIN#0
H_DIN#_1	L2	H_DIN#1
H_DIN#_2	AD13	H_DIN#2
H_DIN#_3	AE13	H_DIN#3

H_DSTBN#_0	M7	H_DSTBN#0
H_DSTBN#_1	K3	H_DSTBN#1
H_DSTBN#_2	AD2	H_DSTBN#2
H_DSTBN#_3	AH11	H_DSTBN#3

H_DSTBP#_0	L7	H_DSTBP#0
H_DSTBP#_1	K2	H_DSTBP#1
H_DSTBP#_2	AC2	H_DSTBP#2
H_DSTBP#_3	AJ10	H_DSTBP#3


H_REQ#_0	M14	H_REQ#0
H_REQ#_1	E13	H_REQ#1
H_REQ#_2	A11	H_REQ#2
H_REQ#_3	H13	H_REQ#3
H_REQ#_4	B12	H_REQ#4

H_RS#_0	E12	H_RS#0
H_RS#_1	D7	H_RS#1
H_RS#_2	D8	H_RS#2






PROJECT : CW4
Quanta Computer Inc.

Size Custom	Document Number Crestline_A (HOST)	Rev 1A
Date: Friday, November 03, 2006		
Sheet 6 of 44		







HW22 update
 --- MA14 needs
 to be routed if
 customers are
 planning on
 using 2Gb
 technology and
 width=8 (by 8)
 DIMMs

Layout Note:
 Location of all MCH_CFG strap
 resistors needs to be close to
 minimize stub.




Resistor	Discret	UMA
R64	0	NC
R60	0	NC
R64	0	NC
R60	0	NC
R74	0	150
R77	0	150
R65	0	150





PROJECT : CW4
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
Crestline_C (DDR2)		
Date: Friday, November 03, 2006	Sheet 8 of 44	



IVCCSM supply
current 1
channel 1
1.615A 2
channel 2
3.318A



CRESTLINE_1p0


POWER

VCC SM

VCC GFX NCTF

VCC SM LF


Ivcc (External GFX 1.310 A, integrate 1.572 A)



Layout Note:
370 mils from edge.


Layout Note:
Inside GMCH cavity.

Ivcc AXG Graphics core supply
current 7.7A




Layout Note:
370 mils from edge.


Layout Note:
Inside GMCH cavity for VCC_AXG.




GMCH 1.05V	current(A)	Remark
VCC Core	1.573	(1.3A for external
VCC_AXG	7.7	FSB integrated Gfx
VCC_AXD	0.2	
VIT	0.85	FSB VCCP
VCC_PEG	1.2	for PCIEG
VCC_AXM	0.54	for IAMT function
VCCR_RX_DMI	0.25	DMI
SUM	12.313	



Layout Note:
Inside GMCH cavity.





Layout Note:
Place close to GMCH edge.



Layout Note:
Place C901 where LVDS and DDR2 taps.

Layout Note:
Place on the edge.



POWER

VSS SCB

VCC AXM

VCC AXM NCTF

CRESTLINE_1p0

PROJECT : CW4
Quanta Computer Inc.






Size	Document Number	Rev
Custom	Crestline_D (VCC,NCTF)	1A
Date:	Friday, November 03, 2006	Sheet 9 of 44

LVDS Disable/Enable guideline
External VGA with EV@part, Internal VGA with IV@ part






Signal	If SDVO Disable	If LVDS enable
VCCD_LVDS	GND	1.8V
VCCA_LVDS	GND	1.8V
VCC_TV_LVDS	GND	1.8V



CRT/TV Disable/Enable guideline
External VGA with EV@part, Internal VGA with IV@ part

Ball	Enable	Disable	Ball	Enable	Disable
VCCA_CRT_DAC	3.3V	GND	VCCA_TV_DAC	3.3V	GND
VCCD_CRT	1.5V	GND	VCCD_TV_DAC	1.5V	1.5V
VCCD_QDAC	1.5V	GND	VCCA_DAC_BG	3.3V	GND
VCCA_TV_DAC	3.3V	GND	VSS_DAC_BG	GND	GND
VCCA_TV_DAC	3.3V	GND	VCCSYNC	3.3V	GND



POWER





PROJECT : CW4
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Crestline_F (VSS)	1A
Date:	Friday, November 03, 2006	Sheet 11 of 44

Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal


CFG[17:3] Have internal Pull-up
CFG[18:19] Have internal Pull-down

Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port


DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMIX4(Default)
-----------	---------------------------------------




DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--




XOR /ALLZ /Clock Un-gating

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--




SDVO Present

Strap define at External DVI control page


FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---



SDVO/PCIE Concurrent operation

MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---





PROJECT : CW4
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
Crestline_F Strap		
Date: Friday, November 03, 2006	Sheet 12 of 44	

DDRII DUAL CHANNEL A,B.



DDRII A CHANNEL



DDRII B CHANNEL








Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM




PROJECT : CW4
Quanta Computer Inc.


Size B	Document Number	Rev 1A
DDRII RES. ARRAY		
Date:	Friday, November 03, 2006	Sheet 13 of 44




CKEA,01
H 9.2




CKEB,01
H 5.2



SO-DIMM BYPASS PLACEMENT :
Place these Caps near So-Dimm1.
No Vias between the Trace of PIN to CAP.




SO-DIMM BYPASS PLACEMENT :
Place these Caps near So-Dimm2.
No Vias between the Trace of PIN to CAP.






PROJECT : CW4
Quanta Computer Inc.

Size	Document Number	Rev
Custpm	DDR1 SO-DIMM(200P)	1A
Date	Friday, November 03, 2006	Sheet 14 of 44



G72MV: +1.2V_GFX_PCIE
NB8M : +VCC_GFX_CORE





NB8M Power sequence request
3.3V-->1.8V-->1.2V
G72M Power sequence request
3.3V -->2.5V -->1.8V-->1.2V

PROJECT : CW4
Quanta Computer Inc.

Size	Document Number	Rev
Custom	VGA(NB8M-GS)(1 of 4)	1A
Date:	Friday, November 03, 2006	Sheet 15 of 44

THERMAL SENSOR





RAM_CFG[3:0] => Infineon(16MX16) 1010
Hynix (16MX16)1011
Infineon(32MX16)1110
Hynix (32MX16)1111

G72MV: +2.5V
NB8M: +1.2V_GFX_PCIE


G72MV: +2.5V
NB8M: +1.8V

PROJECT : CW4
Quanta Computer Inc.



Size: Document Number
Custm: **VGA(NB8M-GS)(2 of 4)**
Date: Friday, November 03, 2006
Sheet: 16 of 44



MEMORY INTERFACE




NB8M A VER: NC




$FBVREF = FBVDDQ \cdot Rb / (Rt + Rb)$
 $VREF = 0.5 \cdot FBVDDQ$
 $DDR: 0.9V = 1.8V \cdot 1K / (1K + 1K)$

G72MV: NC
NB8M : +1.2V_GFX_PCIE




NB8M A VER: STUFF
G72MV: NC
NB8M : 2.2K







read_strobe
 write_strobe





PLACE BELOW GPU






PROJECT : CW4
Quanta Computer Inc.
 Size: Custom Document Number: **VGA(NB8M-GS)(3 of 4)** Rev: 1A
 Date: Friday, November 03, 2006 Sheet: 17 of 44




G72MV : FB_CLK0+FB_CLK0#=120 OHM
NB8M : 40.2/F + 40.2/F



G72MV : FB_CLK0+FB_CLK0#=120 OHM
NB8M : 40.2/F + 40.2/F




PROJECT : CW4
Quanta Computer Inc.
Size: Custom Document Number: VGA(VRAM X 4)(4 of 4)
Date: Friday, November 03, 2006 Sheet: 18 of 44 Rev: 1A




SB Strap
 ICH8-M Internal VR Enable strap
 (Internal VR for Vccsus1_05, VccSus1_5 and VccCL1_5)

INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
----------	---





ICH8-M LAN100_SLP Strap
 (Internal VR for VccLAN1_05 and VccCL1.05)

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---



XOR Chain Entrance Strap





ICH_TP3	HDA_SDOOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIE port config bit 1






PROJECT : CW4
Quanta Computer Inc.

Size	Document Number	Rev
Custom	ICH8-M HOST (1 of 4)	1A
Date:	Friday, November 03, 2006	Sheet 19 of 44

MINI CARD PCI-E
EXPRESS CARD (NEW CARD)





PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#, INTF#	RICOH832




PROJECT : CW4
Quanta Computer Inc.

Size	Document Number	Rev
Custom	ICH8-M PCI E (2 of 4)	1A

Date: Friday, November 03, 2006 Sheet 20 of 44





LAN_RST pin : 1.if used pci
LAN please tie to PLTRST#
2.if used PHY LAN please tie
to RSMRST#



No Reboot strap


HDA_SPKR	Low = Default High = No Reboot
----------	-----------------------------------



Board ID	965GM	965PM+ 10/100	965PM+ 1G	Reserve
	(0:0)	(0:1)	(1:0)	(1:1)
ID0	R658 Stuff	R658 Stuff	R655 Stuff	R655 Stuff
ID1	R668 Stuff	R669 Stuff	R668 Stuff	R669 Stuff


PROJECT : CW4
Quanta Computer Inc.

Size	Document Number	Rev
Custpm	ICH8-M GPIO (3 of 4)	1A
Date:	Friday, November 03, 2006	Sheet 21 of 44




CRT PORT


23




PROJECT : CW4
Quanta Computer Inc.

Size Custom	Document Number CRT CON	Rev 1A
Date: Friday, November 03, 2006		Sheet 23 of 44




		PROJECT : CW4	
		Quanta Computer Inc.	
Size Custom	Document Number	LCD & LID CON	
Date: Friday, November 03, 2006	Sheet	24	of 44
		1	
			Rev 1A

Serial EEPROM






* NOT Use EEPROM :
 R199 : installed (57pin pull hi)
 R207,U15,C198 : NOT installed

* Use EEPROM :
 R207,U15,C198 : installed
 R199 : NOT installed (57 pin pull low)




AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.







PROJECT : CW4
Quanta Computer Inc.

Size	Document Number	Rev
Custom	RICOH832 Controller	1A
Date:	Friday, November 03, 2006	Sheet 25 of 44



When HWS/PND# is controlled by system, the pull-up resistor(R2) dose not need to apply.

CoreLogic CLOCKRUN#
 When CLKRUN# is controlled by system, the pull-down resistor(R14) dose not need to apply.




AS CLOSE AS POSSIBLE TO R5C832

AS CLOSE AS POSSIBLE TO R5C832
 ADD GND shield


25	MDIO03	MDIO03	R293	56	SD_WP#_XD_R/B#
25	MDIO17	MDIO17	R301	56	XD-D7
25	MDIO16	MDIO16	R315	56	XD-D6
25	MDIO15	MDIO15	R320	56	XD-D5
25	MDIO14	MDIO14	R339	56	XD-D4
25	MDIO13	MDIO13	R350	56	MS_DATA3_SD_DAT3
25	MDIO12	MDIO12	R362	56	MS_DATA2_SD_DAT2
25	MDIO11	MDIO11	R330	56	MS_DATA1_SD_DAT1
25	MDIO10	MDIO10	R363	56	MS_DATA0_SD_DAT0
25	MDIO08	MDIO08	R392	56	MS_BS_SD_CMD_XD_WE#
25	MDIO05	MDIO05	R275	56	XD-WP#
25	MDIO19	MDIO19	R407	56	XD-ALE
25	MDIO18	MDIO18	R409	56	XD-CLE
25	MDIO02	MDIO02	R423	56	XD-CE#
25	MDIO09	MDIO09	R376	56	SD_CLK_MS_CLK_XD-RE#

4 IN1 CARD-READER (PUSH-PUSH)

Support MMC/SD/MS/xD Cards




G-SENSOR





G_SENSOR Asm/NoAsm TABLE

	ADXL322	No Accel.
Ra	NO_ASM	ASM
Rb	ASM	ASM
all others	ASM	NO_ASM



PROJECT : CW4
Quanta Computer Inc.


Size	Document Number	CARD-READER & G-SENSOR	Rev
Date:	Friday, November 03, 2006		Sheet




PROJECT : CW4
Quanta Computer Inc.

Size	Document Number	Rev
Custom	AZALIA ALC268	1A
Date:	Friday, November 03, 2006	Sheet 27 of 44


INTERNAL SPEAKER AMPLIFIER




MIC-IN JACK



HEADPHONE/ SPDIF OUT







PROJECT : CW4
Quanta Computer Inc.

Size	Document Number	Rev
Date:	Friday, November 03, 2006	Sheet 28 of 44
AMP_MAX9789A & JACK		1A

Homologation Area




- ACZ_RST#_AUDIO_MDC
- ACZ_SYNC_AUDIO_MDC
- BIT_CLK_AUDIO_MDC
- ACZ_SDI1_MDC
- ACZ_SDO1_AUDIO_MDC
- ACZ_SYNC_AUDIO_MDC
- ACZ_SDO1_AUDIO_MDC
- ACZ_RST#_AUDIO_MDC
- ACZ_SDI1_MDC

PROJECT : CW4
Quanta Computer Inc.


Size Custom	Document Number MODEM(SI3054+SI3080)	Rev 1A
Date: Friday, November 03, 2006		
Sheet 29 of 44		

CD-ROM





USBX3


30





USB 0




USB 1



USB 2




SATA-HDD CONNECTOR




PROJECT : CW4
Quanta Computer Inc.

Size	Document Number	Rev
Custom	SATA HDD/CD-ROM/USBX3	1A
Date:	Friday, November 03, 2006	Sheet 30 of 44




BCM5787M(LAN 10/ 100/ 1G)
BCM5906M(LAN 10/ 100)




BCM5906M : 1K/F
 BCM5787M : 1.24K/F

PROJECT : CW4
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LAN(BCM5787M/ 5906M)	1A
Date:	Friday, November 03, 2006	Sheet 31 of 44




RJ45 Connector



PROJECT : CW4
Quanta Computer Inc.


Size Custom	Document Number RJ11/RJ45 CONNECTOR	Rev 1A
Date: Friday, November 03, 2006		Sheet 32 of 44

CCD MODULE




CCD_PWRON#	High	Low
	Disable	Enable


BLUETOOTH




NEWCARD




LED




FAN CONTROL




EMI PAD





HOLES




SWITCH BOARD CON.



KEYBOARD




TOUCH PAD




PROJECT : CW4
Quanta Computer Inc.





Size	Document Number	Rev
Custom	T/P,FAN,KB,T/B CON	1A
Date:	Friday, November 03, 2006	Sheet 34 of 44

Mini PCI-E Card 1 WLAN





WWAN -- have 2.8A 7W power consumption
power pin 24.39.41
GND pin 37,43
need to be careful power rail






Layout Note:
Place R471, R498, R534 within 500 mils from SPI Flash. Place R567 within 500 mils from R534; R520 within 500 mils from R498 and R570 within 500 mils from R471.




Layout Note:
1. 32.768KHz clock lines:
a. If possible, please avoid using any through-hole.
b. Please make the trace length short, and the trace width wide enough.
c. The spacing to the closest neighbor should be wide enough.



PROJECT : CW4
Quanta Computer Inc.


Size	Document Number	Rev
Custom	KBC ITE8512 & CIR	1A
Date:	Friday, November 03, 2006	Sheet 36 of 44

DISCHARGE



Max Power Consumption 1.6W

3/27 Change P/N
A1A:Change PU3 p/n CS33242PB19
Vout=1.24*[1+(R1/R2)]





Input current limit: 3.2A
 $I_{input} = (V_{CLS} / V_{REF}) * (0.075 / R_{S1})$
 $I_{CHG} = (V_{ICTL} / V_{REFIN}) * (0.075 / R_{S2})$

GAIN = 50 for MAX4173F
 $V_{OUT} = (GAIN) (R_{SENSE}) (I_{LOAD})$

IF USE 90W PR24 CHANGE TO 26.7K
 CS32673P911

Design Current: 10 A
 OCP POINT: 13 A





10/18 Before is 100K
 36,37,42,43 VRON
 36,39,41,42,43,44 HWPG
 4.41 SYS_SHDN#
 10/18 Before is THERM_ALERT#

10/05
 Frequency: 297.8KHz
 1 Phase OCP Point: 24.65A


Add layout note on pins 22 and 28 of MAX8770 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.

Sense lines are 18 mil wide, Z0=27.4 Ohm. Use differential routing with 7 mil spacing. Route external layer with solid GND reference (no split planes). Use 25 mil separation from any other signal.

distribute evenly between N side and S side, preferably on secondary side. Use differential routing away from switch nodes 8770LX1 and 8770LX2

DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+15V_ALW

Ton:OUT1/OUT2 Switching Frequency
 VCC: 200kHz/300kHz
 OPEN (REF): 400kHz/300kHz
 GND: 400kHz/500kHz



Place these CAPs close to FETs

Place these CAPs close to FETs

Design Current: 5 A
 OCP point is 6.5 A

Design Current: 5A
 OCP point is 6.5A

Rds=17.4m@Vgs= 4.5V

Rds=17.4m@Vgs= 4.5V

REFIN2: DYNAMIC 0 to 2V
 REFIN2 = RTC: 1.05V Fixed
 REFIN2 = VCC: 3.3V Fixed

LDO = 5V (LDOREFIN = GND) or
 LDOREFIN RANGE: 0.3V to 2V
 LDO = 2x LDOREFIN

