



# SWH\_UMA (14") BLOCK DIAGRAM

- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1(high)
- LAYER 4 : IN2(low)
- LAYER 5 : VCC
- LAYER 6 : BOT

- 3/5VPCU RT8205 PAGE 24
- PCH +1.05V\_VTT (RT8204) PAGE 25
- CPU Core1 (NCP6131S) PAGE 26
- CPU Core2 (NCP5911) PAGE 27
- DDR3 (RT8207) PAGE 28
- Dis-charge IC (G5934) PAGE 29
- VCCSA(ISL62872) PAGE 30
- Charger (OZ8681) PAGE 31






DMI

Intel(R) FDI



eDP

PCI EXPRESS\* - GRAPHICS

- PEG\_ICOMPI J22
- PEG\_ICOMPO J21
- PEG\_RCOMP0 H22
- PEG\_RX#0[K33]
- PEG\_RX#1[M35]
- PEG\_RX#2[L34]
- PEG\_RX#3[J35]
- PEG\_RX#4[J32]
- PEG\_RX#5[H34]
- PEG\_RX#6[H31]
- PEG\_RX#7[G33]
- PEG\_RX#8[F36]
- PEG\_RX#9[E34]
- PEG\_RX#10[E32]
- PEG\_RX#11[D33]
- PEG\_RX#12[D31]
- PEG\_RX#13[B33]
- PEG\_RX#14[B33]
- PEG\_RX#15[C32]
- PEG\_TX#0[M29]
- PEG\_TX#1[M32]
- PEG\_TX#2[M31]
- PEG\_TX#3[L32]
- PEG\_TX#4[K31]
- PEG\_TX#5[K28]
- PEG\_TX#6[J30]
- PEG\_TX#7[J28]
- PEG\_TX#8[H29]
- PEG\_TX#9[G27]
- PEG\_TX#10[E29]
- PEG\_TX#11[F27]
- PEG\_TX#12[D28]
- PEG\_TX#13[F28]
- PEG\_TX#14[D27]
- PEG\_TX#15[D25]
- PEG\_TX#16[M28]
- PEG\_TX#17[M33]
- PEG\_TX#18[M30]
- PEG\_TX#19[L31]
- PEG\_TX#20[K30]
- PEG\_TX#21[K27]
- PEG\_TX#22[J27]
- PEG\_TX#23[H28]
- PEG\_TX#24[G28]
- PEG\_TX#25[E28]
- PEG\_TX#26[F28]
- PEG\_TX#27[D27]
- PEG\_TX#28[E26]
- PEG\_TX#29[D25]



SM\_DRAMPWROK Processor Input.




THERMAL

JTAG & BPM

MISC


DDR3 MISC

CLOCKS



Sandy Bridge\_rPGA\_Rev0p61  
rpgs989-47989-socket  
DQG\*9000014  
IC SOCKET RPGA 989P(P1.0,MH3.0)


FDI disable (DIS only stuff)



FDI\_FSYNCO can gang all these 4 signals together and tie them with only one 1K resistor to GND (DG V0.5 Ch2.2.9).


PEG x16 disable (UMA only remove)

Embedded Display PLL Clock




	Ra	Rb	Rc
DiS	NC	Stuff	Stuff
SG/UMA	Stuff	NC	NC

DP & PEG Compensation




PEG\_ICOMPI and RCOMP0 signals should be routed within 500 mils typical impedance = 43 mohms PEG\_ICOMPO signals should be routed within 500 mils typical impedance = 14.5 mohms

DDR3 DRAM RESET




[6,7,8,9,10,12,13,14,15,16,17,18,19,20,21,22,23,26,29] +3V  
[6,7,8,9,10,15,22,23,24,25,29,30,31] +3VSS  
[4] +1.5V\_CPU  
[4,6,7,8,10,23,25,26,30] +1.05V\_VTT

Processor pull-up (CPU)




**PROJECT : SWH**  
Quanta Computer Inc.



# Sandy Bridge Processor (DDR3)




Sandy Bridge\_rPGA\_Rev0p61  
 rpg989-47989-socket  
 DGG-9000014  
 IC SOCKET RPGA 989P(P1.0,M/H3.0)

Sandy Bridge\_rPGA\_Rev0p61  
 rpg989-47989-socket  
 DGG-9000014  
 IC SOCKET RPGA 989P(P1.0,M/H3.0)

	<b>PROJECT : SWH</b>	
	Quanta Computer Inc.	
Size Custom	Document Number SNB 2/4 (DDR3 I/F)	Rev 1A
Date: Thursday, October 28, 2010   Sheet 3 of 32		




Ra	DIS	SG/UMA
	Stuff	NC



**PROJECT : SWH Quanta Computer Inc.**

Size Custom	Document Number SNB 3/4 (POWER)	Rev 1A
Date: Thursday, October 28, 2010 Sheet 4 of 32		


# Sandy Bridge Processor (GND)



Sandy Bridge\_rPGA\_Rev0p61  
rpg989-47989-socket  
DGG\*9000014  
IC SOCKET RPGA 989P(P1.0,M/H3.0)

Sandy Bridge\_rPGA\_Rev0p61  
rpg989-47989-socket  
DGG\*9000014  
IC SOCKET RPGA 989P(P1.0,M/H3.0)

# Sandy Bridge Processor (RESERVED, CFG)




8/16 modify for power IC change

**CFG[6:5] (PCIe Port Bifurcation Straps)**  
 11: (Default) x16 - Device 1 functions 1 and 2 disabled  
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled  
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)  
 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.








	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training




**PROJECT : SWH**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>SNB 4/4 (GND)</b>	Rev <b>1A</b>
Date: Thursday, October 28, 2010   Sheet 5 of 32		






# Cougar Point (HDA, JTAG, SATA)




DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.


## RTC Clock 32.768KHz




## RTC Circuitry(RTC)



## HDA Bus(CLG)




## PCH JTAG Debug(CLG)



Vender	Size	P/N
EON	4MB	AKE39FN0Q00 (EN25F32-100HIP)
Winbond	4MB	AKE391P0N00 (W25Q32BVSSIG)
Socket		DG008000031

## PCH SPI ROM(CLG)





















## PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	SPKR R174 *1K 4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R617, R627 *1K 4, 10K 4 +3V PCI_GNT3# [8]
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R581 330K 4 +3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R597 *1K 4 B/24 modify GPIO33_E
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#	R518, R615 *1K 4 BBS_BIT0
GPIO19	Different from Calpella Boot BIOS Selection 0 [bit-0]	PWROK		R518, R615 *1K 4 BBS_BIT1 [8]
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V R190 *1K 4 NV_ALE [8]
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm	+1.8V R533 2.2K 4, R553 4.7K 4 NV_CLE [8] N.A at CPT EDS 0.7
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3VSSO R277 1K 4 ACZ_SYNC
HDA_SDO	Flash Descriptor Security	PWROK	0 = Override 1 = Default (weak pull-up 20K)	[23] GPIO33_E R597 *1K 4 ACZ_SDOUT R588 *1K 4 +V3.3A_1.5A_HDA_IO
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	R561 *1K 4 ICC_EN# [9]
GPIO28	Different from Calpella On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R157 *1K 4 PLL_ODVR_EN [9]
SPI_MOSI	ITPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R251 1K 4 +3V

### PROJECT : SWH


### Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 2/6 (SATA/HDA/SPI)	1A
Date: Thursday, October 28, 2010	Sheet 7 of 32	





# Cougar Point (GPIO,VSS\_NCTF,RSVD)



OPTIMUS POWER control pin	
DGPU_PWROK	GPIO17
DGPU_HOLD_RST#	GPIO24
DGPU_PWR_EN	GPIO36

[2,6,7,8,10,12,13,14,15,16,17,18,19,20,21,22,23,26,29] +3V  
 [2,6,7,8,10,15,22,23,24,25,29,30,31] +3V5


CougarPoint\_Rev\_0p7 IC CTRL(989P)COUGARPOINT QNDL TOP B/S  
 fcbps989-intel-cougarpoint  
 AJQNDL0T00

## Clock Gen Power OK (CLG)


# 09

3/26 DB del external clock generator.

### MFG-TEST



### GPIO Pull-up/Pull-down(CLG)



RF\_OFF# R550 1K 4 +3V5

Intel ME Crypto Transport Layer Security (TLS) cipher suite  
 Low = Disable (Default)  
 High = Enable

BIOS RECOVERY High = Disable (Default)  
 Low = Enable

TEST SET UP R153 10K 4 +3V

SV\_SET\_UP High = Strong (Default)

TEST DETECT R183 10K 4 +3V


TEST DETECT Low = Default

DGPU\_PWR\_EN R R151 200K F 4 +3V

PDI TERMINATION VOLTAGE OVERRIDE R135 1K 4 +3V

LOW - Tx, Rx terminated to same voltage


### GFX Present



	SG	UMA
Stuff	Ra	Rb
NC	Rb	Ra

## BOARD ID SETTING

Board ID	ID0	ID1	ID2	ID3	ID4	ID5	ID6
LG/CB	0=LG 1=CB						
15.6" / 14"			0=QLH/TWH 1=QLC/SWH				
dolby					0=NO 1=YES		




### PROJECT : SWH


#### Quanta Computer Inc.

Size Custom	Document Number PCH 4/6 (GPIO/MISC)	Rev 1A
Date: Thursday, October 28, 2010   Sheet 9 of 32		

Cougar Point-M (POWER)



COUGAR POINT (POWER)




		<b>PROJECT : SWH</b> <b>Quanta Computer Inc.</b>	
Custom Size	Document Number <b>PCH 5/6 (POWER)</b>	Rev <b>1A</b>	
Date: Thursday, October 28, 2010		Sheet 10	of 32

IBEX PEAK-M (GND)

IBEX PEAK-M (GND)





	<b>PROJECT : SWH</b> Quanta Computer Inc.		
	Size Custom	Document Number PCH 6/6 (GND)	Rev 1A
	Date: Monday, October 04, 2010	Sheet 11 of 32	





6/22: Document Number: 436996  
Intel remove the DDR3 verf M2 circuitry

Place these Caps near So-Dimm0.<sup>11/6</sup>





**PROJECT : SWH**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>DDR3 DIMM-0</b>	Rev 1A
Date: Thursday, October 28, 2010		Sheet 12 of 32




6/22:Document Number: 436996  
Intel remove the DDR3 verf M2 circuitry






**VREF DQ1 M2 Solution**








### CRT PORT



### HDMI PORT




for EMI request



**PROJECT : SWH**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>CRT/HDMI Conn</b>	Rev 1A
Date: Thursday, October 28, 2010		Sheet 14 of 32

[2,6,7,8,9,10,12,13,15,16,17,18,19,20,21,22,23,26,29] +3V  
 [7,10,15,16,17,20,21,22,29,32] +5V






5/18 Change to from PCH output control  
DPST\_PWM DISP\_ON LVDS\_BLON EDIDCLK EDIDDATA

Change to from PCH output control


0820 add camera function  
**CAMERA**

Change to from PCH output control








$V_{out} = 1.25(1 + R1/R2)$

SI-2 modified for fix camera power fail







**PROJECT : SWH**  
**Quanta Computer Inc.**


Size	Document Number	Rev
Custom	<b>LCD CONN</b>	1A
Date: Thursday, October 28, 2010   Sheet 15 of 32		



Line out



MIC





CPU bracket Hole. EMI capacitive





PAD and HOLE

MINI CARD Hole on BOT Side


MDC/SB Hole on TOP Side



	<b>PROJECT : SWH</b> <b>Quanta Computer Inc.</b>		Rev 1A
	Size Custom	Document Number <b>AUDIO JACK/MDC/LED</b>	Date: Thursday, October 28, 2010   Sheet 17 of 32




**Lan Connector**



R243 is impedance match with Atheros IC

**PLACE NEAR LAN IC SIDE**

**Transformer for 10/100/1000**






for Atheros

NS892402: GIGABIT DB0AT9LAN05  
NS892405: 10/100 DB0ZB1LAN04




[2,6,7,8,9,10,12,13,14,15,16,17,19,20,21,22,23,26,29] +3V  
[29] +3VLANVCC

	<p><b>PROJECT : SWH</b> Quanta Computer Inc.</p>		<p>Rev 1A</p>
	<p>Size Custom</p>	<p>Document Number <b>LAN AR8151</b></p>	






**USB3.0/USB2.0 COMBO**





Low: Enable AC Mode  
High: Disable DC Mode



**PROJECT : SWH**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>USB 3.0_VIA VL801</b>	Rev 1A
Date: Tuesday, November 02, 2010		Sheet 19 of 32

# Mini PCI-E Card 1 WLAN



### Avoid leakage issue

**PIN44**

WLAN\_LED# 1, RF\_LINK# 3

**PIN7**



REQ\_WLAN#1 1, PCIE\_CLKREQ0\_WLAN# 3

**PIN5**

BT\_OFF#\_1 1, BT\_COMBO\_EN# 2


LGE mini-pcie power status		
WLAN	Bluetooth	+3V_WLAN_P
Radio-ON	Radio-ON	Power-ON
Radio-ON	Radio-OFF	Power-ON
Radio-OFF	Radio-ON	Power-ON
Radio-OFF	Radio-OFF	Power-OFF

# Mini PCI-E Card 2




**PROJECT : SWH**  
Quanta Computer Inc.


Size Custom	Document Number	Rev 1A
MINI PCIE CONN X2		
Date: Thursday, October 28, 2010   Sheet 20 of 32		




# Bluetooth






# SATA ODD




# SATA\_1 CONNECTOR





# M/B to Cardreader small board



# USB CONNECTOR



# MDC CONNECTOR




**PQ Add ESD Protector**


PROJECT : SWH  
Quanta Computer Inc.

Size Custom	Document Number ODD/HDD/NEW CARD/TP	Rev 1A
Date: Thursday, October 28, 2010   Sheet 21 of 32		


# CPU FAN




# KEYBOARD Con.




# TOUCH PAD CONNECTOR



TOUCH PAD L/R SW1,SW2 in QL2 use, SW3,SW4 in SW9 use




# LED



[7,10,14,15,16,17,20,21,29,32] +5V  
[2,6,7,8,9,10,12,13,14,15,16,17,18,19,20,21,23,26,29] +3V  
[2,6,7,8,9,10,15,23,24,25,29,30,31] +3VSS







		<b>PROJECT : SWH</b> <b>Quanta Computer Inc.</b>	
Size Custom	Document Number	Rev	1A
<b>KB/PWR/FAN/CAM/MIC</b>			
Date: Thursday, October 28, 2010		Sheet	22 of 32



**Select Pin**

Rb R336 10K 4 CB/LG Ra R340 10K 4

SWH Select	
LG	Ra
CB	Rb




**PROJECT : SWH**  
**Quanta Computer Inc.**


Size Custom	Document Number EC (IT8502N)	Rev 1A
Date: Thursday, October 28, 2010	Sheet 23 of 32	





**+5 Volt +/- 5%**  
 Countinue current:4A  
 Peak current:6A  
 OCP minimum:7.5A

**+3.3 Volt +/- 5%**  
 Countinue current:4A  
 Peak current:6A  
 OCP minimum:7.5A





 <b>PROJECT : SWH</b> Quanta Computer Inc.			
			Size Custom
Date: Thursday, October 28, 2010			Sheet 24 of 32




	<b>PROJECT : SWH</b>	
	Quanta Computer Inc.	
	Size Custom	Document Number +1.1V VTT / PCH
Date: Thursday, October 28, 2010		Sheet 25 of 32


- 1.Alert trace routing between data and clock trace
- 2.Refer to ground
- 3.Keep out 20 mils





 <b>PROJECT : SWH</b> <b>Quanta Computer Inc.</b>		
Size Custom	Document Number <b>CPU Core1 (NCP6131S)</b>	Rev 1A
Date: Thursday, October 28, 2010   Sheet 26 of 32		





A modify 9/16



	<b>PROJECT : SWH</b>	
	Quanta Computer Inc.	
Size Custom	Document Number <b>CPU Core2 (NCP5911)</b>	Rev 1A
Date: Thursday, October 28, 2010   Sheet 27 of 32		






	<b>PROJECT : SWH</b>		Date: Thursday, October 28, 2010   Sheet 29 of 32
	Quanta Computer Inc.		
	Size Custom Document Number <b>DISCHARGE/3VS5/5VSS/LAN</b>	Rev <b>1A</b>	




0.85V Volt +/- 5%  
 Countinue current 3A~6A




A modify 8/18 --> DEL PR102


+1.1V +/- 5%  
 Countinue current:1.2A  
 Peak current:2A



A modify 9/16

	<b>PROJECT : SWH</b>	
	Quanta Computer Inc.	
	Size Custom	Document Number <b>+1.05V_VTT (VT358)</b>
Date: Thursday, October 28, 2010   Sheet 30 of 32		

Do Not add test pad on BATDIS\_G signal




Place this cap close to EC

Place this cap close to EC

Place this cap close to EC

		<b>PROJECT : SWH</b> <b>Quanta Computer Inc.</b>
Size Custom	Document Number <b>Charger (OZ8681)</b>	Rev 1A
Date: Thursday, October 28, 2010	Sheet	31 of 32



Vender	Size	P/N
EON	128KB	
	512KB	AKE37ZN0Q01 (EN25F40-100HIP)
Winbond	128KB	AKE35FN0N00 (W25X10BVSNIG)
	512KB	AKE37FN0N01 (W25X40BVSSIG)
Socket		DG008000031

	<b>PROJECT : SWH</b>		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number <b>Power thermal protection</b>	
Date: Thursday, October 28, 2010		Sheet 32 of 32	32