

DV14 CP UMA+DIS Schematics Document

Arrandale

Intel IbeX Peak-M

2011-03-18

REV : X01

DY : Nopop Component

UMA: POP for UMA option

DIS: POP for DIS option

65 BOM : Nopop for 65 BOM option


<Core Design>

DV14 CP Block Diagram (UMA/DIS Co-layout)

PCB LAYER	
L1:	Top
L2:	GND
L3:	Signal
L4:	Signal
L5:	VCC
L6:	Bottom

Project code : 91.4IU01.001
 PCB P/N : 48.4IU03.0SB
 Revision : 10272-SB

CPU DC/DC ISL62882 7, 48	
INPUTS +PWR_SRC	OUTPUTS +VCC_CORE
SYSTEM DC/DC RT8237AGQW 49	
INPUTS +PWR_SRC	OUTPUTS +1.05V_VTT
SYSTEM DC/DC TPS51123RGER 46	
INPUTS +PWR_SRC	OUTPUTS +5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW +15V_ALW
SYSTEM DC/DC RT8207LGQW 50	
INPUTS +PWR_SRC	OUTPUTS +1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF
SYSTEM DC/DC G9731F11U 93	
INPUTS +1.5V_SUS	OUTPUTS +1V_GPU_PCIE
VGA RT8208BQGW 92	
INPUTS +PWR_SRC	OUTPUTS +VCC_GFX_CORE
MAXIM CHARGER BQ24707RGRG4 45	
INPUTS +DC_IN +PBATT	OUTPUTS +PWR_SRC
SYSTEM DC/DC RT9025-25PSP 51	
INPUTS +3.3V_ALW	OUTPUTS +1.8V_RUN
SYSTEM DC/DC RT9025-25PSP 93	
INPUTS +3.3V_ALW	OUTPUTS +1.8V_RUN_GPU
SYSTEM DC/DC Switches 42	
INPUTS +1.5V_SUS +5V_ALW +3.3V_ALW	OUTPUTS +1.5V_RUN +5V_RUN +3.3V_RUN



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Block Diagram

Date: Tuesday, March 22, 2011

Sheet 2 of 100


Rev X00

Document Number: DV14 CP UMA+DIS







PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-k weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPIO51	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-k pull-down resistor. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-k pull-down resistor.
GNT2#/GPIO53	Default = Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-k pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-k weak pull-up resistor. Disable iTPM: Left floating.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-k pull-up resistor. Disable Danbury: Connect to ground with 4.7-k weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN

USB Table

USB	
Pair	Device
0	X
1	USB1
2	USB2
3	USB3
4	X
5	X
6	X
7	X
8	X
9	WLAN for BLUETOOTH
10	CARD READER
11	CAMERA
12	X
13	X

Processor Strapping

Calpella Schematic Checklist Rev.0_7







Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarkfield samples.	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01k Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0



<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Table of Content			
Size A3	Document Number DV14 CP UMA+DIS	Rev X00	
Date: Friday, January 14, 2011	Sheet 6	of	100


SSID = CLOCK





71.08595.003
 2nd = 71.93197.B03
 1st Silego : 71.08595.003
 2nd IDT : 71.93197.B03

X01 0316
 if U701 is 71.08595.003, R706 install 33ohm (63.33034.1DL);
 if U701 is 2nd=71.93197.B03, R706 install 22ohm(63.22034.1DL).

82.30005.901
 2nd = 82.30005.A51
 3rd = 82.30005.B81



FSC	0	1
SPEED	133MHz (Default)	100MHz




<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator SLG8SP585**

Size A3	Document Number DV14 CP UMA+DIS	Rev X00
---------	---------------------------------	---------

Date: Wednesday, March 23, 2011 Sheet 7 of 100



62.10055.321
 2nd = 62.10040.821
 3rd = 62.10055.551

<Core Design>



DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIE/DMI/FDI)**








Size: A3 | Document Number: **DV14 CP UMA+DIS** | Rev: **X00**

Date: Wednesday, March 23, 2011 | Sheet 8 of 100

SSID = CPU



Processor Compensation Signals



	R919	R937	R977
S3 circuit	DY	0.75k	1.6k
Normal	1.27k	3k	DY

Remove XDP 8/22


<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (THERMAL/CLOCK/PM)**

Size A3 Document Number: **DV14 CP UMA+DIS** Rev: **X00**

Date: Wednesday, March 23, 2011 Sheet 9 of 100




<Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDR)**

Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Wednesday, March 23, 2011	Sheet 10 of 100	




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled




CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...


Change to Normal operation
20100202






CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port



CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.



Please note that the VTT Rail Values are Auburndale VTT=1.05V; Clarkfield VTT=1.1V

<Core Design>

DELL Wistron Corporation
 21F, 86, Sec.1, Hsien Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC_CORE)**

Size	Document Number	Rev
Custom	DV14 CP UMA+DIS	X00
Date:	Wednesday, March 23, 2011	Sheet 12 of 100



Please note that the VTT Rail Values are: Auburndale VTT=1.05V
Clarksfield VTT=1.1V



425302_425302_Calpella_S3PowerReduction_WhitePaper
Revision 0.7

<Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VCC GFXCORE)**

Size: A3	Document Number: DV14 CP UMA+DIS	Rev: X00
Date: Wednesday, March 23, 2011		Sheet 13 of 100



NCTF TEST PIN:
A35, AT1, AT35, B1, A3, A33, A34, AP1, AP35,
AR1, AR35, AT2, AT3, AT33, AT34, B35, C1, C35





(Blanking)

www.chinafix.com

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 15 of 100



(Blanking)

www.chinafix.com

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 16 of 100

(Blanking)

www.chinafix.com


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
Reserved		
Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Thursday, January 06, 2011	Sheet 17	of 100



SSID = MEMORY




M_A_DM7[7..0] 10
 M_A_DQS#7[7..0] 10
 M_A_DQS[7..0] 10
 M_A_A[15..0] 10




10 M_A_ODT0 >>>
 10 M_A_ODT1 >>>
 0.19 DDR3_DRAMRST# >>>
 +V_DDR_REF >>>
 +0.75V_DDR_VTT >>>

62.10024.D51
2nd = 62.10024.D91
3rd = 62.10017.Q41




Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0x0A
 SO-DIMMA TS Address is 0x30

 If SA0_DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0x2A
 SO-DIMMA TS Address is 0x32




Layout Note:
Place these Caps near SO-DIMMA.





2 S3 Power Reduction



<Core Design>







SSID = PCH



BOOT BIOS Strap		
PCI_GNT#1	PCI_GNT#0	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI (Default)

A16 swap override Strap/Top-Block Swap Override jumper

PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---



Danbury Technology:
 Disabled when Low.
 Enable when High.


USB	
Pair	Device
0	X
1	USB1
2	USB2
3	USB3
4	X
5	X
6	X
7	X
8	X
9	WLAN for BLUETOOTH
10	CARD READER
11	CAMERA
12	X
13	X

Dell Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **PCH (PCI/USB/NVRAM)**

Size A3 Document Number **DV14 CP UMA+DIS** Rev **X00**




Date: Wednesday, March 23, 2011 Sheet 21 of 100



System Power Management



Option to "Disable" clkrun.
Pulling it down will keep the clks running.




<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **PCH (DM I/FDI/PM)**

Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Wednesday, March 23, 2011	Sheet 22 of 100	






PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3.3V_ALW.
PCIECLKRQ{1,2} should have a 10K pull-up to +3.3_RUN

Add serial resistor 8/27



When HDMI parts stuffed, the R2311 need DY.



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

PCH (PCI-E/SMBUS/CLOCK/CL)

Document Number: **DV14 CP UMA+DIS**

Date: Wednesday, March 23, 2011


Rev: **X00**

Page: 23 of 100



SSID = RTC

SSID = PCH



<Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**







Size A3 Document Number **DV14 CP UMA+DIS** Rev **X00**

Date: Wednesday, March 23, 2011 Sheet 24 of 100


SSID = PCH





Change NET DGPU_HOLD_RST# to PE_GPIO0 to reset GPU ,09/23




HDMI function detect.		
PCH_GPIO45	0	1
HDMI Function	YES	NO



SSID = PCH



<Core Design>



Isolate the power supply for pin AF34,AH34,AF32 these pins can be shorted together . NOT with AH35,AJ35



<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

Size: A3	Document Number: DV14 CP UMA+DIS	Rev: X00
Date: Tuesday, March 22, 2011	Sheet: 27	of 100

SSID = PCH




<Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size: A3	Document Number: DV14 CP UMA+DIS	Rev: X00
Date: Tuesday, January 25, 2011	Sheet: 28	of: 100

SSID = AUDIO



0625 Modify:
AUD_DMIC_Clk#AUD_DMIC_IN0 connector
to EVDS pin define.

0707 Modify:
updated U2901 part number from data base.



0707 Modify:
Change R2911, R2914, R2917 change to
0ohm 0603 from short pad.

2010/06/30 Change to 92HD87 (71.92H87.A03)




0809 Vendor recommend

0730 Add internal MIC

AUD_PC_BEEP
Trace width > 15 mils



x00 20101230 C2919 change to 0402



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio Codec 92HD87B1**

Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Wednesday, March 23, 2011	Sheet 29	of 100



(Blanking)

www.chinafix.com

<Core Design>








DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A3 Document Number **DV14 CP UMA+DIS** Rev **X00**

Date: Thursday, January 06, 2011 Sheet 30 of 100

SSID = LOM LAN CHIP




<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN-RTL8111E**

Size: A3	Document Number: DV14 CP UMA+DIS	Rev: X00
Date: Wednesday, March 23, 2011	Sheet: 31 of 100	

SSID = SDIO



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title Card Reader-RTS5138		
Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Wednesday, March 23, 2011 Sheet 32 of 100		

(Blanking)

www.chinafix.com

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 33 of 100

(Blanking)

www.chinafix.com

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 34 of 100



(Blanking)

www.chinafix.com

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 35 of 100

(Blanking)

www.chinafix.com











<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 36 of 100



SSID = KBC



DELL Wistron Corporation
 21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsinshu, Taipei Hsin 221, Taiwan, R.O.C.

File: **KBC Nuvoton NPCE781BA0DX**
 Size: **21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsinshu, Taipei Hsin 221, Taiwan, R.O.C.**
 Document Number: **DV14 CP UMA+DIS**
 Date: **Wednesday, March 23, 2011** Sheet 47 of 100



(Blanking)

www.chinafix.com

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 38 of 100


SSID = Thermal

Thermal sensor P2800

Fan controller P2793





01/05 change R3903&R3904 to 0ohm.Remove C3905






- Option 1: OTZ=95°C → ADJ=3.3V
- Option 2: OTZ=85°C → ADJ=Floating
- Option 3: OTZ=90°C → ADJ=GND



Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.



$$R(K) = 0.0012 * T^2 - 0.9308T + 96.147$$



Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.



<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal P2800/Fan Controller P2793**

Size: A3 Document Number: **Enrico Caruso 14** Rev: **X00**

Date: Wednesday, March 23, 2011 Sheet 39 of 100



(Blanking)

www.chinafox.com

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 40 of 100

(Blanking)


www.chinafix.com

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 41 of 100

SSID = Reset.Suspend




Peak current: 6370mA (HD:1100 ODD:2500)
 Design current: 4459 mA
 11.6A
 Rds=14m ohm ==> 0.09V

Run Power



Peak current: 3861mA
 Design current: 2702mA
 11.6A
 Rds=14m ohm ==> 0.054

BOM merge 10/04



+1.5V_RUN


MAX Current 3000 mA
 Design Current 2100 mA

+1.5V_RUN_CPU Consumption
 Peak current 3A
 +1.5V_RUN for Mini-Card Consumption
 Peak current 1A
Total= 4A

S3 Power Reduction



Modified 8/27



Peak current: 3861mA
 Design current: 2702mA
 11.6A
 Rds=14m ohm ==> 0.054

Modified 8/27

<Core Design>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Plane Enable**

Size: A3	Document Number: DV14 CP UMA+DIS	Rev: X00
Date: Wednesday, March 23, 2011		
Sheet 42 of 100		

SSID = PWR.Support

DCin CONN



<Core Design>


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DCIN Jack**


Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Wednesday, March 23, 2011	Sheet 43 of 100	

SSID = PWR.Support

Batt Connector



For actual location, need to be swap all pin



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title BATT CONN		
Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Wednesday, March 23, 2011	Sheet 44 of 100	



SSID = Charger

EE need pull high and net name

9.47_H_PROCHOT#

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN


PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN

PWR_CHG_CMPIN



EE need check pull high

Charger Current=1.4~3.6A

ROSA		
Adapter Type	PR4522	
65W	24K	
90W	33.2K	
130W	59K	

EC code only BQ24707		
H_PROCHOT#	AD_IA_HW	AD_IA_HW2
65W	0	0
90W	1	0
130W	0	1

<Core Design>

Wistron Corporation
2/F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinshih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **CHARGER BQ24707**

Size: C Document Number: **DV14 CP UMA+DIS** Rev: **X00**

Date: Wednesday, March 23, 2011 Sheet: 45 of 109



SSID = PWR.Plane.Regulator_5v3p3v



	CH1	CH2			
GND	200kHz	250kHz	SKIPSEL	VREG3 or VREG5	VREF(2V)
VREF	300kHz	375kHz	Operating Mode	OOA Auto Skip	Auto Skip
VREG3 or VREG5	400kHz	500kHz			PWM only

I/P cap: 10U 25V K0805 X5R / 78.10622.51L
 Inductor: 2.2U PCMC0637-2R2MH Cyntec 18mohm/20mohm Isat =14Arms 68.2R210.20Q
 O/P cap: 220U 6.3V PSLV0J227M 25mOhm 2.236Arms NEC/TOKIN/77.C2271.00L
 O/P cap: 220U 6.3V PSLV0J227M 25mOhm 2.236Arms NEC/TOKIN/77.C2271.00L
 H/S: SIS412DN / 24mohm/30mOhm@4.5Vgs / 84.00412.037
 L/S: SI7716ADN / 13.5mohm/16.5mOhm@4.5Vgs / 84.07716.037

<Core Design>

Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchi,
 Taipei Hsien 221, Taiwan, R.O.C.




File: **5V/3D3V(TPS51123RGER)**

Size A2 Document Number: **Enrico/Caruso 15** Rev **X00**


Date: Wednesday, March 23, 2011 Sheet 46 of 100



SSID = CPU.Regulator



<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **ISL62883 CPU CORE**

Size: A3 Document Number: **DV14 CP UMA+DIS** Rev: **X00**

Date: Wednesday, March 23, 2011 Sheet 47 of 100

SSID = CPU.Regulator



L10U 25V K1206 X5R/ 78.10622.52L
 L10U PCMC104T-R36MN1R05J Cyntec 1.05mohm/ 68.R3610.20C
 O/P cap: 330U 2V EEFX0D331XE 6mOhm 3.4Arms Panasonic/79.33719.20L
 H/S: CSD58870Q5D/ SON 8P/5.0mOhm/6.6mOhm@4.5Vgs/ 84.58870.037
 L/S: CSD58870Q5D/ SON 8P/ 2.0mOhm/2.7mohm@4.5Vgs/ 84.58870.037

<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **ISL62883 CPU_CORE**

Size: A3	Document Number: DV14 CP UMA+DIS	Rev: X00
Date: Wednesday, March 23, 2011	Sheet: 48 of	100

SSID = CPU.Regulator



RT8237A for +1.05V_VTT



Frequency setting

470K	-->	290KHz
200K	-->	340KHz
100K	-->	380KHz
39K	-->	430KHz

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: 0.56UH PCMC104T-R56MH Cyntec 1.6mohm/1.8mohm Isat =40Arms 68.R5610.201
 O/P cap: 330U 2V EEF5X0D331ER 9mOhm 3Arms Panasonic/79.33719.L01
 O/P cap: 330U 2V EEF5X0D331ER 9mOhm 3Arms Panasonic/79.33719.L01
 H/S: SIR172DP / 10.3mohm/12.4mOhm@4.5Vgs/ 84.00172.037
 L/S: SIR164DP / 2.6mohm/3.2mOhm@4.5Vgs/ 84.00164.037

$$V_{out} = 0.704V * (R1 + R2) / R2$$


<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.




Title: **TPS51218 +1.05V_VTT**

Size: A3	Document Number: DV14 CP UMA+DIS	Rev: X00
Date: Wednesday, March 23, 2011	Sheet: 49	of 100


SSID = PWR.Plane.Regulator_1p5v0p75v



3rd = 83.5R003.0BF
2nd = 83.5R003.0BH1
83.5R003.0BF




BOM merge 10/04




State	S3	S5	VDDR	VITREF	VIT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VITREF and VTI	NOTE
GND	2.5	VVDDQNS/2	DDR
V5IN	1.8	VVDDQNS/2	DDR2
FB Resistors	Adjustable	VVDDQNS/2	1.5 V < VVDDQ < 3 V



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 1.5U PCMC104T-1R5MH Cyntec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J
O/P cap: 330U 2V EEF5X0D331ER 9mOhm 3Arms Panasonic/79.33719.L01
H/S: SIR172DP / 10.3mohm/12.4mOhm@4.5Vgs/ 84.00172.037
L/S: SIR460DP / 4.3mohm/6.1mOhm@4.5Vgs/ 84.00460.037



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File: **RT207 +1.5V_SUS**

Rev: **X00**


Document Number: **DV14 CP UMA+DIS**

Date: Wednesday, March 23, 2011 Sheet 50 of 100

SSID = PWR.Plane.Regulator_1p8v



RT9025 for +1.8V_RUN



<Core Design>



Title		
RT9025 +1.8V_RUN		
Size	Document Number	Rev
A4	DV14 CP UMA+DIS	X00
Date:	Wednesday, March 23, 2011	Sheet 51 of 100



(Blanking)

www.chinafix.com

<Core Design>


DELL	Wistron Corporation	
	21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	

Title	Reserved	
-------	-----------------	--

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date: Thursday, January 06, 2011	Sheet 52 of 100
----------------------------------	-----------------

SSID = CPU.GFX.Regulator



Design Current =15.4A
24.2<OCP<28.6A

2011/01/11

BOM merge 9/14

79.33719.L01
2nd = 77.C3371.051

79.33719.L01
2nd = 77.C3371.051


I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
I/O.56uH PCMC104T-R56MN Cynotec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V BEFSXOD331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SI7460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

<Core Design>

DELL Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.		
Title	TPS51611 +GFX CORE	
Size	Document Number	Rev
A2	DV14 CP UMA+DIS	X00
Date: Wednesday, March 23, 2011	Sheet	53 of 100


SSID = VIDEO

EMI suggestion 9/23





LVDS CONNECTOR


Change LCD1 to 30 pin,
DEL NET_LCD_DET_C,
DEL LCD_CBL_DET#_C 08/14,
Modified Pin define 9/1



Close to LVDS connector





Note: R5415 cannot use short pad for safety



SSID = Inverter




INVERTER POWER



SSID = VIDEO

LCD POWER

84.03456.D3D
2nd = 84.06402.B3D
3rd = 84.P2703.03D




Change 09/09

83.00054.Q81
2nd = 83.R2003.E81
3rd = 83.BAT54.081




Title LCD/Inverter Connector		
Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Wednesday, March 23, 2011 Sheet 54 of 100		

SSID = VIDEO




5V Tolerance





Layout Note:





- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



- AFTP501 1 5V CRT_S0
- AFTP502 1 CRT_DDCDATA_CON
- AFTP503 1 CRT_DDCCLK_CON
- AFTP504 1 CRT_R
- AFTP505 1 CRT_G
- AFTP506 1 CRT_B
- AFTP507 1 CRT_HSYNC_CON
- AFTP508 1 CRT_VSYNC_CON



Hsync & Vsync level shift




CLOSE TO TRANSFORMER

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


CRT Connector

Title	CRT Connector	
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Wednesday, March 23, 2011	Sheet 55 of 100

SATA HDD Connector





SATA ODD Connector






SSID = VIDEO

HDMI Level Shifter & CONNECTOR

HDMI CONN



HDMI level shift circuit




<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **HDMI Level Shift/ Connector**

Size: A3	Document Number: DV14 CP UMA+DIS	Rev: X00
Date: Wednesday, March 23, 2011		
Sheet 57 of 100		


Speaker Connector



11/26 reserve MIC2

12/7 change MIC2 to 20.F1050.002 X01 0309

X01 0309
20.F1889.002 20.F1050.002



<Core Design>




Title		
Audio Jack		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Wednesday, March 23, 2011	Sheet 58 of 100

SSID = LOM




LAN Transformer

X01-0312
Add EMI solution for Surge




X00 0210
For GIGA LAN, use Transformer
68.IH601.301
For 10/100 LAN, use Transformer
68.HH035.301

68.IH601.301
2nd = 68.05009.30A




X00 20110105



1/5 follow HR change resistor package.

11/25 modify to CRC circuit and divided resistor as EMI suggest
11/29 Change C5911 to 78.1022S.22L

RJ45



- MDO0+ 1 AFTP5907
- MDO0- 1 AFTP5908
- MDO1+ 1 AFTP5901
- MDO1- 1 AFTP5902
- MDO2+ 1 AFTP5903
- MDO2- 1 AFTP5904
- MDO3+ 1 AFTP5905
- MDO3- 1 AFTP5906

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN CONN**


Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Wednesday, March 23, 2011	Sheet 59 of 100	

SSID = User.Interface



ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



www.chinafix.com

<Core Design>



Title		
ITP/Fan Connector		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date: Wednesday, January 12, 2011		
Sheet 60 of 100		



(Blanking)

www.chinafix.com


<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Reseved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 61 of 100

SSID = Flash.ROM

SPI FLASH ROM (32M bits) for PCH




SPI FLASH ROM (2M bits) for KBC



- 1st MXIC : 72.25200.001
- 2nd AMIC : 72.25020.00D
- 3rd CHINGIS : 72.25020.E01





SSID = RBATT

RTC Connector





<Core Design>



SSID = USB



11/1 Stuff TR6101 for EMI



Mini Card Connector(802.11a/b/g)



(Blanking)


www.chinafix.com

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Reserved		
Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Thursday, January 06, 2011	Sheet 65	of 100

Power BTN Connector




Modify 09/02


Battery LED



HDD LED



WLAN LED



<Core Design>



Title			PWR_BTN/LED		
Size	Document Number	Rev			
A3	DV14 CP UMA+DIS	X00			
Date:	Wednesday, March 23, 2011	Sheet	66	of	100



(Blanking)

www.chinafix.com


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date: Thursday, January 06, 2011		Sheet 67 of 100


SSID = KBC

Internal KeyBoard Connector



12/8 Add Cap LED control circuit


CAP LED CONTROL



KROW7	1	AFTP6902	KCOL5	1	TP6910	KCOL0	1	AFTP6918
KROW6	1	TP6903	KCOL4	1	TP6911	KCOL12	1	AFTP6919
KROW4	1	TP6904	KCOL7	1	TP6912	KCOL16	1	AFTP6920
KROW2	1	TP6905	KCOL6	1	TP6913	KCOL15	1	TP6921
KROW5	1	TP6906	KCOL8	1	TP6914	KCOL13	1	TP6922
KROW1	1	TP6907	KCOL3	1	TP6915	KCOL14	1	AFTP6923
KROW3	1	AFTP6908	KCOL1	1	AFTP6916	KCOL9	1	AFTP6924
KROW0	1	AFTP6909	KCOL2	1	AFTP6917	KCOL11	1	TP6925
						KCOL10	1	AFTP6926

SSID = Touch . Pad

TouchPad Connector



11/23 change TPAD1 to 20.K0320.004

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**


Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Wednesday, March 23, 2011	Sheet 68	of 100




SSID = User.Interface

www.chinafix.com


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Hall Sensor		
Size A4	Document Number DV14 CP UMA+DIS	Rev X00
Date: Monday, January 10, 2011		Sheet 69 of 100

SSID = User.Interface



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <p style="text-align: center;">Reserved</p>	
Size A4	Document Number <p style="text-align: center;">DV14 CP UMA+DIS</p>	Rev <p style="text-align: center;">X00</p>	
Date: Wednesday, March 23, 2011		Sheet 70 of 100	



(Blanking)

www.chinafix.com

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 71 of 100



(Blanking)

www.chinafix.com

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
RESERVED		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 72 of 100



(Blanking)

www.chinafix.com


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 73 of 100

SSID = SDIO


SD/XD/MS Card Reader



BOM merge Change 09/09




0810 Vendor Recommend



EC7401, EC7403 Pls close to chip

X01 0318

For EMI



For EMI

X01 0318

Pls close EC7411 to R7407

<Core Design>



Title			Reserved		
Size	Document Number				Rev
A3	DV14 CP UMA+DIS				X00
Date:	Wednesday, March 23, 2011	Sheet	74	of	100



(Blanking)




www.chinafix.com

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 75 of 100




SSID = User.Interface



X00 0111



11/1 Add EC2901~EC2904 for EMI request



<Core Design>



Title		
IO Board		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Wednesday, March 23, 2011	Sheet 76 of 100



(Blanking)

www.chinafix.com

<Core Design>

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
--	---

Title		
Reserved		
Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Thursday, January 06, 2011	Sheet 77	of 100


(Blanking)

www.chinafix.com

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 78 of 100



<Core Design>

Wistron Corporation
 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date: Tuesday, March 22, 2011 Sheet 79 of 100



(Blanking)

www.chinafix.com

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 80 of 100



(Blanking)

www.chinafix.com

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 81 of 100



(Blanking)

www.chinafix.com

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date: Thursday, January 06, 2011 Sheet 82 of 100


SSID = VIDEO



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED PLATFORM	RECOMMENDED PLATFORM
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0: Advertises the PCIe device as 2.5GT/s capable at power on. 1: Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (2.5 6MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYSN		X	1



JTAG SIGNAL OPTION

Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC

	PE_GPIO0
dGPU mode	H
IGPU	L
IGPU with BACC	H

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **GPU PCIE/STRAPPING(1/5)**

Size A3 Document Number: **Enrico Caruso 14** Rev: **X00**

Date: Wednesday, March 23, 2011 Sheet 83 of 100




PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC



DDR3/GDDR3 Memory Stuff Option (ROBSON-S3/SEYMOUR-XT-S3)

	DDR5	DDR3
MVDDQ	1.5V	1.5V/1.8V
Ra	40.2R	40.2R
Rb	100R	100R




DPC_CALR (Park/Robson-S3):
Analog calibration.
Connect DPxx_CALR to GND through a 150-ohm resistor.


★ This basic topology should be used for DRAM_RST for DDR3/GDDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM Load and board to pass Reset Signal Spec.

Designator	For SEYMOUR	For Robson
R_MEM_1	10R	10R
R_MEM_2	50R	50R
R_MEM_3	5K	5K
C_MEM	120pF	120pF

Place all these components very close to GPU (Within 25mm) and keep all component close to each other (within 5mm) except R_MEM_2



71.ROBSO.M01



For normal GPU operation, these signals can be left floating (do not populate the capacitors and resistors).

2010/07/06
Schematics check list:
A pull-down resistor is required.

11/16 change part reference to R8441 and stuff
11/18 move R8441 before R8440


MEM_ID [3:0]	Description
0000	DDR3 SAMSUNG-K4W1G1646G-BC11 (900MHz) 64M*16
0001	DDR3 Hynix-H5TQ1G63DFR-11C (900MHz) 64M*16
0010	DDR3 SAMSUNG K4W2G1646C-HC11 (900MHz) 128M*16
0011	DDR3 Hynix-H5TQ2G63BFR-11C (900MHz) 128M*16

SSID = VIDEO




LVDS Interface
























For Seymour,
 DPC_VDD1 is DPC_VDD18 2010/06/11
 DPC_VSS5 and all DPC_VSSR are DP_VSSR









MEM_ID Control



GPIO_6, GPIO_15 PWRCTRL_0, GPIO_16 SS1N, GPIO_20 PWRCTRL_1
 Voltage control signals for the Core (VDDC and VDDCI).
 At Reset, these signals will be inputs with weak internal pull-down resistors.
 VDDIO can define all voltage control signals to be either 3.3V or open drain outputs (all signals must be the same type). The output state (high/low) of these signals is programmable for each Power/Standby state.




71.ROBSO.M01





Seymour XT S3 PN:71.SEYMR.M01


- Clock input Configuration -GDDR3/DDR3
- a) 27MHz crystal connected to XTALIN or XTALOUT or
- b) 27MHz (1.8V) oscillator connected to XTALIN or
- c) 27MHz (3.3V) oscillator connected to XO_IN (Park, Madison, and Broadway only)



SSID = VIDEO



X01 0309 DEL BACO function





Follow DN15 0105 X00 Modify: Add C8618 10uF 0603 on BIF_VDDC power fail for BACO drop issue.





SSID = VIDEO

Vendor suggest 09/23
 LVDS mode (1.8V@440mA DPEF_VDD18)
 DP mode (1.8V@300mA DPEF_VDD18)

Vendor suggest 09/23



2010/07/09 N11 and N12: in Seymour is NC



71.ROBSO.M01

71.ROBSO.M01


<Core Design>

Wistron Corporation
 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title	GPU DPPWR/GND(5/5)		Rev	X00
Size	Document Number	Date		Sheet
A3	1	Tuesday, March 22, 2011		87 of 100
Date				Sheet
Date				Sheet

ENRICO CARUSO 14





SSID = VIDEO



72.52G63.A0U



72.52G63.A0U



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM1,2 (1/4)**

Size: Custom Document Number: **Enrico Caruso 14** Rev: **X00**

Date: Wednesday, March 23, 2011 Sheet 88 of 100

SSID = VIDEO




Simulation 10/07


Simulation 10/07

12/28 Yellow mark for OPI change



12/28 Yellow mark for OPI change



72.52G63.A0U



72.52G63.A0U



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM3,4 (2/4)**

Size: Custom Document Number: **Enrico Caruso 14** Rev: **X00**


Date: Wednesday, March 23, 2011 Sheet 89 of 100



(Blanking)

www.chinafox.com

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM5,6 (3/4)			
Size	Document Number	Rev	
A3	Enrico Caruso 14	X00	
Date:	Thursday, January 06, 2011	Sheet	90 of 100

(Blanking)

www.chinafox.com


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM7,8 (4/4)			
Size	Document Number	Rev	
A3			X00
Date:	Thursday, January 06, 2011	Sheet	91 of 100



Design Current = 13.6A
21.3A<OCP< 25.3A

12/17 change PR9208 to 5% for meet standard schematic.



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 0.680UH PCMB063T-R68MS Cyntec 4.8mohm/5.3mohm Isat =17Arms 68.R6810.20J
O/P cap: 330U2V EEFCX0D331R 15mOhm 2.7Arms Panasonic/79.33719.20D
H/S: SIR172DP / 10.3mohm/12.4mOhm@4.5Vgs/ 84.00172.037
L/S: SIR460DP / 0.49mohm/0.61mOhm@4.5Vgs/ 84.00460.037

RT8208B for Seymour-XT			RT8208B for Robson-XT		
PWRCNTL_1	PWRCNTL_0	VGA_CORE_PWR	PWRCNTL_1	PWRCNTL_0	VGA_CORE_PWR
L	L	1.05V	L	L	1.12V
L	H	1.0V	H	L	0.95V
H	H	0.9V	H	H	0.9V


For Robson:
PR9218=10K
PR9213=49.9K
PR9211=150K
PR9210=44.2K

$$V_{out} = 0.75V * (R1 + R2) / R2$$




3D3V_S0 to 3D3V_VGA_S0 Transfer

Change DUMMY Reference Name to PX_BACO




+1.8V_RUN_GPU




1D5V_VGA_S0

change low Rds(on) MOSFET



G9731 for 1V_VGA_S0

Park Madison Does Not Support BACO, So follow Old Sequence
Seymour Whistler Robson Support BACO, So Change Sequence





(Blanking)

www.chinafix.com

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 94 of 100



(Blanking)

www.chinafix.com

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Reserved		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 95 of 100

DV14 Calpella UMA&DIS Power Up Sequence


(AC mode)

red word: KBC GPIO



(DC mode)

red word: KBC GPIO





www.chinafix.com

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 97 of 100



www.chinafix.com

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Change History		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 98 of 100



www.chinafix.com

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Change History		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 99 of 100



www.chinafix.com

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Change History		
Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 100 of 100