Single-Phase Controller with Integrated Driver for VR12.1 Mobile CPU Core Power Supply

General Description

The RT8199B is a VR12.1 compliant CPU power controller which includes one voltage rails : a 1 phase synchronous buck controller, the CORE VR. The RT8199B has zero load-line function to support zero load-line application. The RT8199B adopts G-NAVPTM (Green Native AVP), which is Richtek's proprietary topology derived from finite DC gain compensator with current mode control, making it an easy to set the PWM controller, meeting all Intel CPU requirements of AVP (Active Voltage Positioning). Based on the G-NAVP[™] topology, the RT8199B also features a quick response mechanism for optimized AVP performance during load transient. The RT8199B supports mode transition function with various operating states. A Serial VID (SVID) interface is built in the RT8199B to communicate with Intel VR12.1 compliant CPU. The RT8199B supports VID on-the-fly function with three different slew rates : Fast, Slow and Decay. By utilizing the G-NAVP[™] topology, the operating frequency of the RT8199B varies with VID, load and input voltage to further enhance the efficiency even in CCM. The built-in high accuracy DAC converts the SVID code ranging from 0.25V to 1.52V with 5mV per step, as shown in Table 1. The RT8199B integrates a high accuracy ADC for platform setting functions, such as quick response or over current level. The RT8199B provides VR ready output signals. It also features complete fault protection functions including Over Voltage (OV), Under Voltage (UV), Negative Voltage (NV), Over Current (OC) and Under Voltage Lockout (UVLO). The RT8199B is available in a WQFN-32L 4x4 small foot print package.

Features

- **VR12.1 Compatible Power Management States**
- **Switching Frequency up to 1MHz**
- **Serial VID Interface**
- **Signal Phase PWM Controller**
- **G-NAVPTM Topology**
- **0.5% DAC Accuracy**
- **Differential Remote Voltage Sensing**
- **Built-in ADC for Platform Programming**
- **System Thermal Compensated AVP**
- **Diode Emulation Mode at Light Load Condition**
- **Fast transient Response**
- **VR Ready Indicator**
- **Thermal Throttling**
- **Current Monitor Output**
- **Low Quiescent Power at PS3 and PS4**
- **OVP, UVP, OCP, UVLO, NVP**
- **Address Flip Function**
- **DVID Improvement**

Applications

- VR12.1 Intel Core Supply
- Notebook CPU Core Supply
- AVP Step-Down Converter

Marking Information

3K=YM DNN

3K= : Product Code YMDNN : Date Code

Simplified Application Circuit

Ordering Information

RT8199B_{DD}

Package Type QW : WQFN-32L 4x4 (W-Type) Lead Plating System G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- RoHS compliant and compatible with the current require ments of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Pin Configurations

Functional Pin Description

Function Block Diagram

Operation

The RT8199B adopts G-NAVPTM (Green Native AVP) which is Richtek's proprietary topology derived from finite DC gain of EA amplifier with current mode control, making it easy to set the droop to meet all Intel CPU requirements of AVP (Adaptive Voltage Positioning).

The RT8199B adopts the G-NAVPTM controller, which is one type of current mode constant on-time control with DC offset cancellation. The approach can not only improve DC offset problem for increasing system accuracy but also has fast transient response. When current feedback signal reaches COMP signal, the RT8199B generates an ontime width to achieve PWM modulation.

Besides, RT8199B also can support zero load-line application.

TON GEN

Generate the PWM signal sequentially according to the phase control signal from the Loop Control Protection Logic.

SVID Interface/Configuration Registers/Control Logic

The interface that receives the SVID signal from CPU and sends the relative signals to Loop Control Protection Logic to execute the action by CPU.

The registers save the pin setting data from ADC output.

The Control Logic controls the ADC timing and generates the digital code of the VID that is relative to VSEN.

Loop Control Protection Logic

It controls the power on sequence and the protection behavior.

Offset Cancellation

Cancel the current/voltage ripple issue to get the accurate VSEN.

UVLO

Detect the PVCC and VCC voltage and issue POR signal as they are high enough.

DAC

Generate an analog signal according to the digital code generated by Control Logic.

Soft-Start & Slew Rate Control

Control the Dynamic VID slew rate of VSET according to the SetVID fast or SetVID slow. And the soft-start slew rate is the slow slew rate.

VID7	VID6	VID ₅	VID4	VID ₃	VID ₂	VID1	VIDO	HEX	Voltage (V)
0	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 0$	$\pmb{0}$	0	$\mathbf{1}$	01	0.250
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	1	$\pmb{0}$	02	0.255
0	$\pmb{0}$	0	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf{1}$	$\mathbf 1$	03	0.260
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf{1}$	0	$\pmb{0}$	04	0.265
0	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf{1}$	0	$\mathbf{1}$	05	0.270
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	1	$\mathbf{1}$	$\pmb{0}$	06	0.275
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf 1$	07	0.280
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	08	0.285
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	$\pmb{0}$	$\pmb{0}$	$\mathbf{1}$	09	0.290
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	$\pmb{0}$	$\mathbf{1}$	$\pmb{0}$	0A	0.295
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	$\pmb{0}$	$\mathbf{1}$	$\mathbf{1}$	0B	0.300
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	$\mathbf{1}$	$\pmb{0}$	$\pmb{0}$	OC	0.305
0	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	1	0	$\mathbf{1}$	0D	0.310
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	1	$\mathbf{1}$	$\pmb{0}$	0E	0.315
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	0F	0.320
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	$\pmb{0}$	$\pmb{0}$	0	$\pmb{0}$	10	0.325
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	11	0.330
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	1	$\mathbf 0$	$\pmb{0}$	1	$\pmb{0}$	12	0.335
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf{1}$	$\pmb{0}$	$\pmb{0}$	$\mathbf{1}$	$\mathbf 1$	13	0.340
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	1	$\pmb{0}$	1	0	$\pmb{0}$	14	0.345
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	$\pmb{0}$	1	$\pmb{0}$	$\mathbf{1}$	15	0.350
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	$\pmb{0}$	$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	16	0.355
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	$\pmb{0}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	17	0.360
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf{1}$	$\mathbf 1$	$\pmb{0}$	0	$\pmb{0}$	18	0.365
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	1	$\mathbf 1$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	19	0.370
$\pmb{0}$	$\pmb{0}$	0	1	$\mathbf 1$	0	$\mathbf{1}$	$\pmb{0}$	1A	0.375
$\pmb{0}$	$\pmb{0}$	$\pmb{0}$	$\mathbf 1$	$\mathbf 1$	$\pmb{0}$	$\mathbf{1}$	$\mathbf 1$	1B	0.380
0	$\pmb{0}$	0	1	$\mathbf 1$	1	0	$\pmb{0}$	1C	0.385
0	$\mathbf 0$	$\mathbf 0$	1	$\mathbf{1}$	$\mathbf{1}$	0	$\mathbf{1}$	1D	0.390
$\mathbf 0$	$\mathbf 0$	0	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf 0$	1E	0.395
$\mathbf 0$	O	0	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	1F	0.400
$\mathbf 0$	$\pmb{0}$	$\mathbf{1}$	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	$\pmb{0}$	$\mathbf 0$	20	0.405
$\mathbf 0$	$\pmb{0}$	$\mathbf{1}$	$\mathsf{O}\xspace$	$\mathbf 0$	$\mathbf 0$	$\pmb{0}$	$\mathbf{1}$	21	0.410
0	$\mathbf 0$	1	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$	$\mathbf{1}$	$\pmb{0}$	22	0.415
$\mathbf 0$	$\mathbf 0$	$\mathbf{1}$	0	$\mathbf 0$	0	$\mathbf{1}$	$\mathbf 1$	23	0.420
0	$\pmb{0}$	$\mathbf{1}$	$\mathbf 0$	$\mathbf 0$	$\mathbf{1}$	$\mathbf 0$	$\pmb{0}$	24	0.425
$\mathbf 0$	$\mathbf 0$	$\mathbf{1}$	$\mathbf 0$	$\mathbf 0$	$\mathbf{1}$	0	$\mathbf{1}$	25	0.430
$\pmb{0}$	$\pmb{0}$	$\mathbf{1}$	$\mathbf 0$	$\mathbf 0$	$\mathbf{1}$	$\mathbf{1}$	$\pmb{0}$	26	0.435
$\pmb{0}$	O	$\mathbf{1}$	$\mathbf 0$	$\mathbf 0$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	27	0.440
$\overline{0}$	$\mathbf 0$	$\mathbf{1}$	$\mathbf 0$	$\mathbf 1$	$\mathbf 0$	$\mathsf{O}\xspace$	$\pmb{0}$	28	0.445

Table 1. VR12.1 VID Code Table

RT8199B

RT8199B

RT8199B

Table 2. Standard Serial VID Commands

Notes :

RO = Read Only

RW = Read/Write

R-M = Read by Master

W-PWM = Write by PWM Only

Vendor = Hard Coded by VR Vendor

Platform = Programmed by the Master

PWM = Programmed by the VR Control IC

Absolute Maximum Ratings (Note 1)

Recommended Operating Conditions (Note 4)

Electrical Characteristics

(V_{CC} = 5V, T_A = 25°C, unless otherwise specified)

RT8199B

- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- **Note 2.** θ_{JA} is measured at T_A = 25°C on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package.
- **Note 3.** Devices are ESD sensitive. Handling precaution is recommended.
- **Note 4.** The device is not guaranteed to function outside its operating conditions.

Typical Application Circuit

Typical Operating Characteristics

www.richtek.com DS8199B-01 September 2015 Copyright ©2015 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Applications Information

The RT8199B is a single phase synchronous Buck controller designed to meet Intel VR12.1 compatible CPU specification with a serial SVID control interface. The controller uses an ADC to implement all kinds of settings to save a total number of pins for easily using and increasing PCB space utilization.

G-NAVPTM Control Mode

The RT8199B adopts the G-NAVP™ controller, which is a current mode constant on-time control with DC offset cancellation. The approach can not only improve DC offset problem for increasing system accuracy but also provide fast transient response. For the RT8199B, when current feedback signal reaches comp signal to generate an ontime width to achieve PWM modulation. Figure 1 shows the basic G-NAVP™ behavior waveforms in Continuous Conduct Mode (CCM).

Figure 1 (a). G-NAVPTM Behavior Waveforms in CCM in Steady State

Load Transient

Diode Emulation Mode (DEM)

As well-known, the dominate power loss is switching related loss during light load, hence VR needs to be operated in asynchronous mode (or called discontinuous conduct mode, DCM) to reduce switching related loss since switching frequency is dependent on loading in the asynchronous mode. RT8199B can operate in Diode Emulation Mode (DEM) in order to improve light load efficiency. In DEM operation, the behavior of the low-side MOSFET needs to work like a diode, that is, the low-side MOSFET will be turned on when the DCR network voltage is higher than the ZCD TH, i.e. the inductor current follows from source to drain of low-side MOSFET. The low-side MOSFET will be turned off when DCR network is lower than the ZCD TH, i.e. reversed current is not allowed. The positive voltage threshold (ZCD threshold) of low-side MOSFET turn off is set by the SET3 pin in Table 9. Figure 2 shows the control behavior in DEM. Figure 3 shows the G-NAVPTM operation in DEM to illustrate the control behaviors. When the load decreases, the discharge time of output capacitors increases during UGATE and LGATE are turned off. Hence, the switching frequency and switching losses will be reduced to improve efficiency in light load condition.

Figure 2. Diode Emulation Mode (DEM) in Steady State

Figure 3. G-NAVPTM Operation in DEM.

Switching Frequency (TON) Setting

RT8199B is one kind of constant on-time control. The patented CCRCOT (Constant Current Ripple COT) technology can generate an adaptive on-time with input voltage and VID code to obtain a constant current ripple. So that the output voltage ripple can be controlled nearly like a constant as different input and output voltage change. Connect a resistor R_{TON} between input voltage terminal and TONSET pin to set the on-time width.

In order to meet Intel VR12.1 quiescent power specification at PS3 and PS4, RT8199B provides two different coefficients for T_{ON} . And these coefficients can be setting by SET3 pin, as shown in Tablet 9. So, RT8199B can pass quiescent power for all range switching frequency at PS3 and PS4 under battery mode condition.

For SET3 pin $f_{SW} \le 500$ kHz,

$$
T_{ON} = \frac{R_{TON} \times C \times 0.22}{V_{IN} - V_{DAC}} \quad (V_{DAC} < 1.2V)
$$
\n
$$
T_{ON} = \frac{R_{TON} \times C \times V_{DAC} / 5.45}{V_{IN} - 1.2} \quad (V_{DAC} \ge 1.2V)
$$

For SET3 pin f_{SW} > 500kHz
\nT_{ON} =
$$
\frac{R_{TON} \times C \times 0.11}{V_{IN} - V_{DAC}}
$$
 (V_{DAC} < 1.2V)
\nT_{ON} = $\frac{R_{TON} \times C \times V_{DAC} / 10.9}{V_{IN} - 1.2}$ (V_{DAC} \ge 1.2V)

Where C = 18.2pF. By using the relationship between T_{ON} and f_{SW} , the switching frequency f_{SW} is :

$$
f_{SW(MAX)} = \left(\frac{1}{T_{ON(MAX)}}\right) \times \left(\frac{V_{DAC(MAX)}}{V_{IN(MAX)}}\right)
$$

Where

 $f_{SW(MAX)}$ is the maximum switching frequency.

 $V_{\text{DAC}(\text{MAX})}$ is the maximum VDAC of application.

 $V_{IN(MAX)}$ is the maximum application input voltage.

TON(MAX) is the on-time width.

When load increases, on-time keeps constant. The off-time width will be reduced so that loading can load more power from input terminal to regulate output voltage. Hence, the loading current increases in case the switching frequency also increases. Higher switching frequency

operation can reduce power component's size and PCB space, trading off the whole efficiency since switching related loss increases, vice versa.

Please note that the actual switching frequency is also dependent on the losses in the main power stage and the driver characteristic. So, in order to get more accuracy switching frequency the form of the switching frequency can be rewrote as below :

 $\begin{array}{c}\mathsf{Y}_{\mathsf{DAC}(\mathsf{MAX})} + \mathsf{I_{CC}(\mathsf{MAX})} \times \mathsf{(DCR+R_{ON-LS} - R_{LL})}\\\mathsf{S}\mathsf{W}(\mathsf{MAX}) = \boxed{\mathsf{Y}_{\mathsf{IN}(\mathsf{MAX})} + \mathsf{I_{CC}(\mathsf{MAX})} \times \mathsf{(R_{ON-LS} - R_{ON+IS})} \times (\mathsf{Top} - \mathsf{Top} + \mathsf{Top}) \times \mathsf{OR} + \mathsf{S} \times \mathsf{Top} - \mathsf{LS} + \mathsf{Top} \times \mathsf{Top} + \mathsf{Top} \times \mathsf{Top}$

Where $f_{SW(MAX)}$ is the maximum switching frequency, $V_{\text{DAC}(\text{MAX})}$ is the maximum application VID, $V_{\text{IN}(\text{MAX})}$ is the maximum input voltage, $I_{CC(MAX)}$ is the maximum load current, DCR is the inductor DC resistance, R_{ON-HS} is the equivalent high-side $R_{DS(ON)}$, R_{ON-LS} is the equivalent lowside $R_{DS(ON)}$, T_D is the driver dead time, R_{LL} is the loadline value, $T_{ON,VAR}$ is the T_{ON} variation value.

Above method can keep the constant current ripple, whether V_{IN} and VID are variation. But this method will generate large power consumption on TONSET pin. In order to reduce the power consumption on TONSET pin, here can connect a resister R_{TON} between V_{CC} and TONSET pin to set the on-time width.

The on-time width equation can be rewritten as below.

For SET3 pin $f_{SW} \le 500$ kHz,

$$
T_{ON} = \frac{R_{TON} \times C \times 0.22}{V_{CC} - V_{DAC}} \text{ (V_{DAC} < 1.2V)}
$$
\n
$$
T_{ON} = \frac{R_{TON} \times C \times V_{DAC} / 5.45}{V_{CC} - 1.2} \text{ (V_{DAC} \ge 1.2V)}
$$

For SET3 pin f_{SW} > 500kHz,

$$
T_{ON} = \frac{R_{TON} \times C \times 0.11}{V_{CC} - V_{DAC}} \text{ (V_{DAC} < 1.2V)}
$$
\n
$$
T_{ON} = \frac{R_{TON} \times C \times V_{DAC} / 10.9}{V_{CC} - 1.2} \text{ (V_{DAC} \ge 1.2V)}
$$

This method can saving power disspation on TONSET pin but it will loss the constant current ripple merit. So, this method can be used under V_{IN} is fixed application.

Current Sense

In the RT8199B, the current signal is used for load-line setting and OC (Over Current) protection. The inductor current sense method adopts the lossless current sensing for allowing high efficiency as illustrated in the Figure 4.

When inductance and DCR_x time constant is equal to R_XC_X filter network time constant, a voltage $I_{L} \times DCR_{x}$ will drop on C_X to generate inductor current signal. According to the Figure 4, the ISENN is as follows :

$$
ISBNN = \frac{I_{Lx} \times DCR_x}{R_{CSx}}
$$

Where $L_X / DCR_x = R_X C_X$ is held. The method can get high efficiency performance, but DCR_x value will be drifted by temperature, a NTC resistor should add in the resistor network in the IMON pin to achieve DCR_x thermal compensation.

It's noted that, in order to avoid current amplifier being saturated. When $(I_{Lx} \times DCR_x)$ is larger than 140mV, the current sense method should be adopted method II as illustrated in Figure 5. According to Figure 5, the R_X is as follows :

 $R_x = R_{x1}$ // R_{x2}

The resistance accuracy of R_{CSX} is recommended to be 1% or higher. And in order to get impedance matching, the R_{CSx} must be placed 680 Ω resistor.

Figure 4. Lossless Current Sense Method I

Figure 5. Lossless Current Sense Method II

Thermal Compensation for Current Sense

Thermal Compensation for Current Sense is a patented topology, unlike conventional current sense method requiring a NTC resistor in per phase current loop for

thermal compensation. That is to say, this current sense of thermal compensation method can be applied to multiphase condition and it only needs one NTC resistor. So, the NTC resistor cost can be saved by using the method. Figure 6 and Figure 7 show the current sense method which connecting the resistor network between the IMON and VREF pins to set a part of current loop gain for loadline (droop) setting and set accurate over current protection.

The method I current sense network equation is as follows :

$$
V_{IMON} - V_{REF} = \frac{DCR_x}{R_{CSx}} \times R_{EQ} \times I_{Lx}
$$

The method II current sense network equation is as follows :

$$
V_{IMON} - V_{REF} = \frac{DCR_x}{R_{CSx}} \times R_{EQ} \times I_{Lx} \times \frac{R_{x2}}{R_{x1} + R_{x2}}
$$

 R_{EQ} includes a NTC resistor to compensate DCR_x thermal drifting for high accuracy load-line (droop).

Figure 6. Total Current Sense Method I Network

Figure 7. Total Current Sense Method II Network

Load-Line (Droop) Setting

The G-NAVP[™] topology can set load-line (droop) via the current loop and the voltage loop, the load-line is a slope between load current I_{CC} and output voltage V_{CORF} as shown in Figure 8. Figure 9 shows the voltage control and current loop. By using both loops, the load-line (droop) can easily be set. The load-line set equation is :

$$
R_{LL} = \frac{A_I}{A_V} = \frac{\frac{1}{3} \times \frac{DCR_x}{R_{CSx}} \times R_{EQ}}{\frac{R2}{R1}} \text{ (m}\Omega\text{)}
$$

The load-line can be set to zero by SET3 pin.

Figure 9. Voltage Loop and Current Loop

Compensator Design

The compensator of RT8199B doesn't need a complex type II or type III compensator to optimize control loop performance. It can adopt a simple type I compensator (one pole, one zero) in G-NAVPTM topology to achieve constant output impedance design for Intel VR12.1 ACLL specification. The one pole one zero compensator is shown as Figure 10, the transfer function of compensator should be designed as the following transfer function to achieve constant output impedance, i.e. Zo(s) = load-line slope in the entire frequency range :

DS8199B-01 September 2015 www.richtek.com Copyright ©2015 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

$$
G_{CON} (s) \approx \frac{A_{I}}{R_{LL}} \times \frac{1 + \frac{s}{\pi \times f_{SW}}}{1 + \frac{s}{\omega_{ESR}}}
$$

Where A_1 is current loop gain, R_{LL} is load-line, f_{SW} is switching frequency and ω_{ESR} is a pole that should be located at 1 / $(C_{OUT}$ x ESR). Then, the C1 and C2 should be designed as follows :

$$
C1 = \frac{1}{R1 \times \pi \times f_{SW}}
$$

$$
C2 = \frac{C_{OUT} \times ESR}{R2}
$$

It is noted that, the values of C1 and C2 may fine tune for better experimental performance.

Figure 10. Type I Compensator

Multi-Function Pin Setting Mechanism

For reducing total pin number of package, the SET[1:3] pins adopt the multi-function pin setting mechanism in RT8199B. Figure 11 illustrates this operating mechanism. First, external voltage divider is to set the Function 1 and then internal current source 80μA is to set the Function 2. The setting voltage of Function 1 and Function 2 can be represented as follows :

 $V_{\text{Function 1}} = \frac{R2}{R1 + R2} \times V_{\text{CC}}$ $V_{\text{Function 2}} = 80 \mu\text{A} \times \frac{\text{R1} \times \text{R2}}{\text{R1} + \text{R2}}$ \times μ A $\times \frac{R1\times}{R1}$

All function setting will be done within 500μs after power ready (POR).

If $V_{Function 1}$ and $V_{Function 2}$ are determined, R1 and R2 can be calculated as follows :

$$
R1 = \frac{V_{CC} \times V_{Function\ 2}}{80 \mu A \times V_{Function\ 1}}
$$

$$
R2 = \frac{R1 \times V_{Function\ 1}}{V_{CC} - V_{Function1}}
$$

In addition, Richtek provides a Microsoft Excel-based spreadsheet to help design the SETx resistor network for RT8199B.

Figure 11. Multi-Function Pin Setting Mechanism

Connecting a R3 resistor from the SET[1:3] pin to the middle node of voltage divider can help to fine tune the set voltage of Function 2, which does not affect the set voltage of Function 1. The Figure 12 shows the setting method and the set voltage of Function 1 and Function 2 can be represented as :

$$
V_{\text{Function 1}} = \frac{R2}{R1 + R2} \times V_{\text{CC}}
$$

$$
V_{\text{Function 2}} = 80 \,\mu\text{A} \times \left(R3 + \frac{R1 \times R2}{R1 + R2}\right)
$$

Figure 12. Multi-Function Pin Setting Mechanism with a R3 resistor to fine tune the set voltage of function 2

Quick Response (QR) Mechanism

When the transient load step-up becomes quite large, it is difficult for loop response to meet the energy transfer. Hence, that output voltage generate undershoot to fail specification. The RT8199B has Quick Response (QR) mechanism being able to help improve this issue. It adopts a nonlinear control mechanism which can enlarge the on time of PWM signal at instantaneous step-up transient load to restrain the output voltage drooping, Figure 13 shows the QR behavior.

Figure 13. Quick Response Mechanism

The output voltage signal behavior needs to be detected so that QR mechanism can be trigged. The output voltage signal is via a remote sense line to connect at VSEN pin that is shown in Figure 14. The QR mechanism needs to set QR width and QR threshold. Both definitions are shown in Figure 13. A proper QR mechanism set can meet different applications. The SET2 pin is a multi-function pin which can set QR threshold, QR width and ICCMAX.

Figure 14. Simplified QR Trigger Schematic

An internal current source 80μA is used in multi-function pin setting mechanism. For example, 25mV QR threshold and 1.3 x TON QR width are set according to the Table 4, the set voltage should be between 0.6506V and 0.6725V. Please note that a high accuracy resistor is needed for this setting accuracy, <1% error tolerance is recommended.

In the Table 4, there are some "No Use" marks at QR Width section. It means that user should not use it to avoid the possibility of shift digital code due to tolerance concern.

RT8199B

Dynamic VID (DVID) Compensation

When VID transition event occurs, a charge current will be generated in the loop to cause that DVID performance is deteriorated by this induced charge current, the phenomenon is called droop effect. The droop effect is shown in Figure 15. When VID up transition occurs, the output capacitor will be charged by inductor current. Since current signal is sensed in inductor, an induced charge current will appear in control loop. The induced charge current will produce a voltage drop in R1 to cause output voltage to have a droop effect. Due to this, VID transition performance will be deteriorated.

The RT8199B provides a DVID compensation function. A virtual charge current signal can be established by the SET1 pin to cancel the real induced charge current signal and the virtual charge current signal is defined in Figure 17. Figure 16 shows the operation of canceling droop effect. A virtual charge current signal is established first and then VID signal plus virtual charge current signal is generated in FB pin. Hence, an induced charge current signal flows to R1 and is cancelled to reduce droop effect.

As mention before, the charge current will be generated when VID transition event occurs. This charge current will not only deteriorated DVID performance but also may damage power switches. Due to this, user should consider the power rating current of power switches when choosing the power switches.

RICHTEK

Figure 15. Droop Effect in VID Transition

Figure 16. DVID Compensation

Figure 17. Definition of Virtual Charge Current Signal

Table 5 and Table 6 show the DVID_Threshold and DVID Width settings in SET1 pin, respectively. For example, 25mV DVID_Threshold and 72μs DVID_Width are designed (OCP sets as 110% ICCMAX, and RSET sets as 100% Ramp current). The DVID Threshold is set by an external voltage divider to set and the DVID Width is set by an internal current source 80μA by the multifunction pin setting mechanism. According to the Table 5 and Table 6, the DVID_Threshold set voltage should be between 1.226V and 1.248V and the DVID_Width set voltage should be between 0.125V and 0.147V. Please note that a high accuracy resistor is needed for this setting, <1% error tolerance is recommended.

Table 5. SET1 Pin Setting for DVID_Threshold

		$V_{DVID_Width} = \frac{R2}{R1 + R2} \times 5V$	RSET % 300kHz				
Min	Typical	Max	unit	RSET <3:0>	DVID_WTH <1:0>		DVID_Width
0.000	10.948	21.896	mV		00		No Use
25.024	35.973	46.921	mV		01	83%	$72\mu s$
50.049	60.997	71.945	mV	0000	10		$96\mu s$
75.073	86.022	96.970	mV		11		No Use
100.098	111.046	121.994	mV		00		No Use
125.122	136.070	147.019	mV		01	100%	$72\mu s$
150.147	161.095	172.043	mV	0001	10		$96\mu s$
175.171	186.119	197.067	mV		11		No Use
200.196	211.144	222.092	mV		00		No Use
225.220	236.168	247.116	mV	01 0010		117%	$72\mu s$
250.244	261.193	272.141	mV		10		$96\mu s$
275.269	286.217	297.165	mV		11		No Use
300.293	311.241	322.190	mV		00	133%	No Use
325.318	336.266	347.214	mV	0011	01		$72\mu s$
350.342	361.290	372.239	mV		10		$96\mu s$
375.367	386.315	397.263	mV		11		No Use
400.391	411.339	422.287	mV		00	150%	No Use
425.415	436.364	447.312	mV	0100	01		$72\mu s$
450.440	461.388	472.336	mV		10		$96\mu s$
475.464	486.413	497.361	mV		11		No Use
500.489	511.437	522.385	mV		00	167%	No Use
525.513	536.461	547.410	mV	0101	01		$72\mu s$
550.538	561.486	572.434	mV		10		$96\mu s$
575.562	586.510	597.458	mV		11		No Use
600.587	611.535	622.483	mV		00	183%	No Use
625.611	636.559	647.507	mV	0110	01		$72\mu s$
650.635	661.584	672.532	mV		10		$96\mu s$
675.660	686.608	697.556	mV		11		No Use
700.684	711.632	722.581	mV		00	200%	No Use
725.709	736.657	747.605	mV	0111	01		$72\mu s$
750.733	761.681	772.630	mV		10		$96\mu s$
775.758	786.706	797.654	mV		11		No Use
800.782	811.730	822.678	mV	1000	00	217%	No Use
825.806	836.755	847.703	mV		01		$72\mu s$
850.831	861.779	872.727	mV		10		$96\mu s$
875.855	886.804	897.752	mV		11		No Use
900.880	911.828	922.776	mV		$00\,$		No Use
925.904	936.852	947.801	mV	1001	01	233%	$72\mu s$
950.929	961.877	972.825	mV		10		$96\mu s$
975.953	986.901	997.849	mV		11		No Use

Table 6. SET1 Pin Setting for DVID_Width

Ramp Compensation

G-NAVPTM topology is one type of ripple based control that has fast transient response, no beat frequency issue in high repetitive load frequency operation and low BOM cost. But ripple based control usually has no good noise immunity. The RT8199B provides a ramp compensation to increase noise immunity and reduce jitter at the switching node. Figure 18 shows the ramp compensation.

Figure 18. Ramp Compensation

For the RT8199B, the ramp compensation also needs to be considered during mode transition from PS0/1 to PS2. For achieving smooth mode transition into PS2, a proper ramp compensation design is necessary. Since the ramp compensation needs to be proportional to the switching frequency, in others words, ramp compensation is dependent on switching frequency. The Table 6 shows the relationship between switching frequency and ramp compensation. For example, when designed switching frequnecy is 400kHz, the RAMP is set as $\frac{400\text{kHz}}{300\text{kHz}} \times 100\%$.

Current Monitor, IMON

RT8199B includes a current monitor (IMON) function which can be used to detect over current protection and the maximum processor current ICCMAX, and also sets a part of current gain in the load-line setting. It produces an analog voltage proportional to output current between the IMON and VREF pins.

The calculation of current sense method I for IMON – VREF voltage is shown as below :

$$
V_{\text{IMON}} - V_{\text{REF}} = \frac{\text{DCR}_{\text{x}}}{R_{\text{CSx}}} \times R_{\text{EQ}} \times I_{\text{Lx}}
$$

Where I_{Lx} is output current and the definitions of DCR_x, R_{CS} and R_{EQ} can refer to Figure 6.

Maximum Processor Current Setting, ICCMAX

The maximum processor current ICCMAX can be set by the SET2 pin. ICCMAX register is set by an external voltage divider by the multi-function mechanism. The Table 7 shows the ICCMAX setting in SET2 pin. For example, I_{CCMAX} = 25A, the V_{ICCMAX} needs to be set as 0.635V typically. Additionally, $V_{IMON} - V_{REF}$ needs to be set as 0.4V when I_{Lx} = 25A. The ICCMAX alert signal will be pulled to low level if $V_{\text{IMON}} - V_{\text{REF}} = 0.4V$.

Table 7. SET2 Pin Setting for ICCMAX

Anti-Overshoot Function

When DVID slew rate increases, loop response is difficult to meet energy transfer so that output voltage generates overshoot to fail specification. The RT8199B has Anti-Overshoot function being able to help improve this issue. The VR will turn off low-side MOSFET when output voltage ramps up to the target VID (ALERT signal be pulled low). This function also can improve the overshoot during the

load transient condition. When Anti-overshoot function is triggered, the UGATE and LGATE signal will be masked to reduce the overshoot. The Table 8 shows the Anti-Overshoot setting in SET3 pin and this function can be enabled/disabled by SET3 pin under load transient condition. Please note that, this function is always enabled under DVID condition.

Zero Load-Line

The RT8199B adopts G-NAVP™ (Green Native AVP), which is Richtek's proprietary topology derived from finite DC gain compensator with current mode control, making it an easy to set the PWM controller, meeting all Intel CPU requirements of AVP (Active Voltage Positioning). The RT8199B also can support zero load-line application. This function can be enabled/disabled by SET3 pin, as shown in Table 8.

Shrink TON

In order to reduce ripple at PS2 and PS3. RT8199B support shrink on-time function. If this function is enabled, the ontime at PS2 and PS3 will be 65% on-time of PS0. But the switching frequency will be faster at PS2 and PS3.

VR Address Setting

In VR 12.1 Intel SVID protocol, the data packet will contain a 4 bit addressing code for future platform flexibility. The RT8199B provides a VR address setting function that can be set by SET3 pin. The VR will react according to the SVID command when VR addressing setting bit is the same with the CPU addressing code. When VR addressing setting bit and the CPU addressing code are different, the VR will skip the SVID command.

The Table 8 and Table 9 show the VR Address setting in SET3 pin. It is noted that VR Address constructs from MSB and LSB. The Table 10 shows the more clearly relation about the real VR Address.

Table 8. SET3 Pin Setting for Function 1

Table 9. SET3 Pin Setting for Function 2

Table 10. Composing about Real VR Address

Over Current Protection

The RT8199B has dual OCP mechanism. One is named OCP-SUM, the other is called OCP-SPIKE. The over current protection (OCP) forces high-side MOSFET and low-side MOSFET off by shutting down internal PWM logic drivers. RT8199B provides OCP-SUM which is set by SET1 pin. The OCP-SUM threshold setting can refer to ICCMAX current in the Table 7. For example, if ICCMAX is set as 25A, user can set voltage by using the external voltage divider in SET1 pin as 1.262V typically if DVID_Threshold = 25mV, then 30A OCP-SUM (120% x ICCMAX) threshold will be set. When output current is higher than the OCP-SUM threshold, OCP-SUM is latched with a 40μs delay time to prevent false trigger. Besides, the OCP-SUM function is masked when dynamic VID transient occurs and after dynamic VID transition, OCP-SUM is masked for 80μs. The other one is per phase OCP which should trip when the output current exceeds quintuple ICCMAX during soft-start. When output current is higher than the per phase OCP threshold, per phase OCP is latched with a 1μs delay time to prevent false trigger. Please note that, here is no OCP at PS3.

Over Output Voltage Protection

There are two conditions for OVP. One is when VSEN is higher than 1.2V. The other is when VSEN is smaller than 1.2V. For VSEN is higher than 1.2V, OVP condition is detected when the VSEN pin is 350mV more than VID. For VSEN is smaller than 1.2V, OVP is occurred when VSEN is higher than 1.55V. When OVP condition is detected, the upper gate voltage UGATE is pulled-low and lower gate voltage LGATE is pulled-high. OVP is latched with a 0.5us delay time to prevent false trigger.

Negative Voltage Protection

Since the OVP latch continuously turns on low-side MOSFET of the VR, the VR will suffer negative output voltage. When the VSEN detects a voltage below −0.05V after triggering OVP, the VR will trigger NVP to turn off low-side MOSFET of the VR while the high-side MOSFET remains off. After triggering NVP, if the output voltage rises above 0V, the OVP latch will restart to turn on low-side MOSFET. Therefore, the output voltage may bounce

between 0V and −0.05V due to OVP latch and NVP triggering. The NVP function will be active only after OVP is triggered.

Under Voltage Protection

When the VSEN pin voltage is 350mV less than VID, a UVP will be latched. When UVP latched, both the UGATE and LGATE will be pulled-low. A 3.5μs delay is used in UVP detection circuit to prevent false trigger. Besides, the UVP function is masked when dynamic VID transient occurs and after dynamic VID transition, UVP is masked for 80μs.

Under Voltage Lock Out (UVLO)

During normal operation, if the voltage at the VCC pin drops below POR threshold 4.1V (min), the VR will trigger UVLO. The UVLO protection forces high-side MOSFET and low-side MOSFET off by shutting down internal PWM logic drivers.

Power Ready (POR) Detection

During start-up, the RT8199B will detect the voltage at the voltage input pins : V_{CC} , EN and PVCC. When V_{CC} > 4.1V and PVCC > 4V the RT8199B will recognize the power state of system to be ready (POR = high) and wait for enable command at the EN pin. After POR = high and V_{EN} > 0.7V, the RT8199B will enter start-up sequence. If the voltage at any voltage pin drops below low threshold (POR = low), the RT8199B will enter power down sequence and all the functions will be disabled. Normally, connecting system voltage V_{TT} (1.05V) to the EN pin is recommended.1ms (max) after the chip has been enabled, the SVID circuitry will be ready. All the protection latches (OVP, OCP, UVP) will be cleared only by VCC. The condition of V_{EN} = low will not clear these latches. Figure 19 and Figure 20 show the POR detection and the timing chart for POR process, respectively.

DS8199B-01 September 2015 www.richtek.com Copyright ©2015 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

Figure 20. Timing Chart for POR Process

Precise Reference Current Generation, IBIAS

Analog circuits need very precise reference voltage/current to drive/set these analog devices. The RT8199B provides a 2V voltage source at the IBIAS pin, and a 100kΩ resistor is required to be connected between IBIAS pin and analog ground to generate a very precise reference current. Through this connection, the RT8199B will generate a 20μA current from the IBIAS pin to analog ground, and this 20μA current will be mirrored inside the RT8199B for internal use. The IBIAS pin can only be connected with a 100kΩ resistor to GND for internal analog circuit use. The resistance accuracy of this resistor is recommended to be 1% or higher. Figure 21 shows the IBIAS setting circuit.

Figure 21. IBIAS Setting Circuit

TSEN and VR_HOT

The \overline{VR} HOT signal is an open-drain signal which is used for VR thermal protection. When the sensed voltage in TSEN pin is over 1.887V under V_{CC} is exact 5V condition, the VR_HOT signal will be pulled-low to notify CPU that the thermal protection needs to work. Please note that, the VR thermal protection is only valid under PS0, PS1 and PS2 condition. According to Intel VR definition, VR HOT signal needs acting if VR power chain temperature exceeds 100°C. Placing an NTC thermistor at the hottest area in the VR power chain and its connection is shown in Figure 22, to design the voltage divider elements (R1, R2 and NTC) so that V_{TSEN} = 1.887V at 100°C. The resistance accuracy of TSEN network is recommended to be 1% or higher.

RICHTEK

Figure 22. VR_HOT Circuit

VBOOT

The RT8199B provides controllable VBOOT function as shown in Figure 23. The VBOOT voltage can be set by the VBOOTSEL pin. Table 11 shows the VBOOT voltage setting in VBOOTSEL pin. For example, when VBOOT = 1V, the VBOOTSEL set voltage will be between 1.3V and 3.7V. It's noted that, if floating VBOOTSEL pin that the VBOOT voltage will not be defined.

Figure 23. VBOOTSEL Circuit.

Table 11. VBOOTSEL Pin setting for VBOOT

Differential Remote Sense Setting

The VR provides differential remote-sense inputs to eliminate the effects of voltage drops along the PC board traces as signified as Figure 24. CPU internal power routes

RT8199B

and socket contacts. The CPU contains on-die sense pins, $V_{CC-SSENSE}$ and $V_{SS-SSENSE}$. Connecting RGND to $V_{SS-SSENSE}$ and connect FB to V_{CC} sense with a resistor to build the negative input path of the error amplifier. The V_{DAC} and the precision voltage reference are referred to RGND for accurate remote sensing.

Figure 24. Remote Sensing Circuit

Current Loop Design in Details

Figure 25. Current Loop Structure

Figure 25 shows the whole current loop structure. The current loop plays an important role in RT8199B that can decide ACLL performance (for load-line is required condition), DCLL accuracy and ICCMAX accuracy. For ACLL performance, the correct compensator design is assumed, if RC network time constant matches inductor time constant L_X / DCR_X, an expected load transient waveform can be designed. If R_XC_X network time constant is larger than inductor time constant L_X / DCR_X , V_{CORF} waveform has a sluggish droop during load transient. If R_XC_X network is smaller than inductor time constant L_X / DCR_X, a worst V_{CORE} waveform will sag to create an undershoot to fail the specification. Figure 26 shows the variety of R_XC_X constant corresponding to the output waveforms.

Figure 26. All Kind of R_XC_X Constants

For DCLL performance and ICCMAX accuracy, since the copper wire of inductor has a positive temperature coefficient, when temperature goes high in the heavy load condition then DCR value goes large simultaneously. A resistor network with NTC thermistor compensation connecting between IMON pin and REF pin is necessary, to compensate the positive temperature coefficient of inductor DCR. The design flow is as follows :

Step1 : Given the three system temperature T_L , T_R and T_H , at which are compensated.

Step2 : Three equations can be listed as

$$
\frac{\text{DCR (T_L)}}{680} \times \sum_{i=1}^{1} i_{Li} \times R_{EQ}(T_L) = 0.4
$$

$$
\frac{\text{DCR (T_R)}}{680} \times \sum_{i=1}^{1} i_{Li} \times R_{EQ}(T_R) = 0.4
$$

$$
\frac{\text{DCR (T_H)}}{680} \times \sum_{i=1}^{1} i_{Li} \times R_{EQ}(T_H) = 0.4
$$

Where :

(1) The relationship between DCR and temperature is as follows :

 $DCR (T) = DCR (25°C) \times [1 + 0.00393 (T - 25)]$

 (2) R_{FO}(T) is the equivalent resistor of the resistor network with a NTC thermistor

 $R_{\text{EQ}}(T) = R_{\text{IMON1}} + R_{\text{IMON2}} / / [R_{\text{IMON3}} + R_{\text{NTC}}(T)]$

And the relationship between NTC and temperature is as follows :

$$
R_{NTC} (T) = R_{NTC} (25^{\circ}C) \times e^{\beta(\frac{1}{T + 273} - \frac{1}{298})}
$$

 $β$ is in the NTC thermistor datasheet.

Step3 : Three equations and three unknowns, R_{IMON1} , R_{IMON2} and R_{IMON3} can be found out unique solution.

$$
R_{IMON1} = K_{TR} - \frac{R_{IMON2} \times (R_{NTCTR} + R_{IMON3})}{R_{IMON2} + R_{NTCTR} + R_{IMON3}}
$$

$$
R_{IMON2} = \sqrt{\frac{[K_{R3}^2 + K_{R3}(R_{NTCTL} + R_{NTCTR})}{[K_{RTCTL}^2 + K_{NTCTR}^2]}\}
$$

 $R_{IMON3} = -R_{IMON2} + K_{R3}$

Where :

$$
\alpha_{TH} = \frac{K_{TH} - K_{TR}}{R_{NTCTH} - R_{NTCTR}}
$$
\n
$$
\alpha_{TL} = \frac{K_{TL} - K_{TR}}{R_{NTCTL} - R_{NTCTR}}
$$
\n
$$
K_{R3} = \frac{(\alpha_{TH}/\alpha_{TL})R_{NTCTH} - R_{NTCTL}}{1 - (\alpha_{TH}/\alpha_{TL})}
$$
\n
$$
K_{TL} = \frac{0.4}{G_{CS(TL)} \times I_{CC\text{-MAX}}}
$$
\n
$$
K_{TR} = \frac{0.4}{G_{CS(TR)} \times I_{CC\text{-MAX}}}
$$

$$
K_{TH} = \frac{0.4}{G_{CS(TH)} \times I_{CC-MAX}}
$$

Design Step

RT8199B Excel based design tool is available. Users can contact your Richtek representative to get the spreadsheet. Three main design procedures of RT8199B design, first step is initial settings, second step is loop design and last step is protection settings. The following design example is to explain RT8199B design procedure:

The output filter requirements of VRTB specification are as follows :

Output Inductor : 330nH/2.95mΩ

Output Bulk Capacitor : 270μF/2V.6mΩ (3pcs)

Output Ceramic Capacitor : 22μF/0603 (6pcs max sites on top side)

(1) Initial Settings

- RT8199B initial VBoot voltage is 1V
	- $5 \times \frac{R2}{R1+R2}$ =2.5V, R₁ can be selected by user and here

R1 is equal to 10k Ω so R2 is equal to 10k Ω .

• IBIAS needs to connect a 100kΩ resistor to ground.

(2) Loop Design

On time setting :

 $V_{IN(MAX)} = 7.4V$, $V_{DAC(MAX)} = 1V$, $F_{SW(MAX)} = 800kHz$, $I_{CC(MAX)}$ = 13A, DCR = 2.95mΩ, R_{LL} = 0Ω, $R_{ON\text{-}HS}$ = 6mΩ, $R_{ON\text{-}IS}$ $= 6 \text{m}\Omega$, T_D = 30ns, T_{ON, VAR} = 15ns.

Using the Microsoft Excel-based spreadsheet from RICHTEK.

The R_{TON} resistance can be calculated after the switching frequency and the on-time are decided.

$$
R_{TON} = \frac{(V_{IN} - V_{DAC}) \times T_{ON}}{18.2p \times 0.11} = 652k\Omega
$$

Choosing the nearest on-time setting resistor R_{TON} = 649kΩ

Copyright ©2015 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

44

 Current sensor adopts lossless RC filter to sense current signal in DCR. For getting an expected load transient waveform R_XC_X time constant needs to match L_X/DCR_X . C_X = 0.47 μ F is set, then

$$
R_X = \frac{L_X}{0.47 \mu F \times DCR_X} = 240 \Omega
$$

But R_X = 240 Ω will let R_{FQ} is too small, so here the current sense method 2 should be selected. By using the design tool, R_{x1} and R_{x2} can be determined, both are equal to 475Ω.

- IMON resistor network design : $T_1 = 25^{\circ}$ C, $T_R = 50^{\circ}$ C and T_H = 100°C are decided, NTC thermistor = 100k Ω Q 25°C, β = 4050 and ICCMAX = 13A. According to the sub-section "Current Loop Design in Details", RIMON1 = 6.63k Ω , R_{IMON2} = 8.83k Ω and R_{IMON3} = 5.44k Ω can be decided. The $R_{EQ}(25^{\circ}C) = 14.187k\Omega$.
- Load-line design : If load-line is required, the load-line can be determined by below equation and the voltage loop A_V gain is also decided by the following equation :

$$
R_{LL} = \frac{A_V}{A_I} = \frac{\frac{1}{3} \times \frac{DCR}{R_{CS}} \times R_{EQ}}{\frac{R2}{R1}}
$$
 (mΩ)

Here the load-line isn't required. The suggestion A_V gain is 5 to 10 for the zero load-line application. R1 = $10k\Omega$ is usually decided and here R2 is chosen to 68k $Ω$.

 Typical compensator design can use the following equations to design C1 and C2 values

$$
C1 = \frac{1}{R1 \times \pi \times f_{SW}} \approx 39.7pF
$$

$$
C2 = \frac{C_{OUT} \times ESR}{R2} \approx 28pF
$$

For Intel platform, in order to induce the band width to enhance transient performance to meet Intel's criterion, the zero location can be designed close to 1/10 of the switching frequency or less than the 1/10 of switching frequency.

 SET1 resistor network design : First, the DVID compensation parameters need to be decided. The DVID_TH can be calculated as the following equation :

$$
V_{DVID_TH} = R_{LL} \times C_{OUT} \times \frac{dVID}{dt}
$$

Where R_{LL} is load-line, C_{OUT} is total output capacitance and dVID/dt is DVID fast slew rate. Here the load-line is equal to zero. Thus the DVID compensation isn't work under the zero load-line application. So, DVID_TH and DVID Width can be set to any value. Here DVID TH and DVID_Width are chosen as 15mV and 72μs, respectively. Next, OCP threshold I is designed as 1.28 x ICCMAX. Last, RAMP = 800kHz / 300kHz = 267%, 267% is set. By using above information, the two equations can be listed by using multi-function pin setting mechanism :

$$
5 \times \frac{R2}{R1 + R2} = 1137.3 \text{mV}
$$

$$
80 \mu \times \frac{R1 \times R2}{R1 + R2} = 1487.6 \text{mV}
$$

R1 = 81.757kΩ and R2 = 24.065kΩ.

 SET2 resistor network design : The QR mechanism parameters need to be designed at first. Due to the load current step is small and output capacitance is large, the QR mechanism isn't necessary. The QR_TH is set to disable and QR Width is designed as $1.11 \times T_{ON}$. The ICCMAX is designed as 13A. By using the information, the two equation can be listed by using multi-function pin setting mechanism :

$$
5 \times \frac{R2}{R1 + R2} = 334.7 \text{mV}
$$

$$
80 \mu \times \frac{R1 \times R2}{R1 + R2} = 86.02 \text{mV}
$$

R1 = 16.063kΩ and R2 = 1.1524kΩ.

 SET3 resistor network design: The zero load-line function and anti-overshoot function are decided to enable at first. Then, the ZCD threshold is chosen as 0.75mV, shrink T_{ON} is disabled, switching frequency is chosen f_{SW} 500kHz and VR address is usually set to 0. By using the information, the two equations can be listed by using multi-function pin setting mechanism:

$$
5 \times \frac{R2}{R1 + R2} = 1299.7 \text{mV}
$$

$$
80 \mu \times \frac{R1 \times R2}{R1 + R2} = 824.24 \text{mV}
$$

$$
R1 = 39.64k\Omega
$$
 and $R2 = 13.92k\Omega$.

(3) Protection Settings

- OVP/UVP protections: When the VSEN pin voltage is 350mV higher than VID, the OVP will be latched. When the VSEN pin voltage is 350mV lower than VID, the UVP will be latched.
- TSEN and $\overline{\text{VR} + \text{O}}$ design : Using the following equation to calculate related resistances for VR_HOT setting.

$$
V_{TSEN} = V_{CC} \times \frac{R2}{R2 + \left[R_{NTC(100^{\circ}C)}//R1\right]} = 1.887V
$$

Choosing R1 = 100k Ω and an NTC thermistor R_{NTC} (25°C) = 100kΩ and its β = 4485. When temperature is 100°C, the R_{NTC}(100°C) = 4.85kΩ. Then R2 = 2.8kΩ can be calculated.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

 $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For WQFN-32L 4x4 package, the thermal resistance, θ_{JA} , is 27.8°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $T_A = 25^{\circ}C$ can be calculated by the following formula :

P_{D(MAX)} = (125°C – 25°C) / (27.8°C/W) = 3.59W for WQFN-32L 4x4 package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, $θ_{JA}$. The derating curve in Figure 27 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.

RICHTEI

Figure 27. Derating Curve of Maximum Power **Dissipation**

Layout Considerations

PCB layout is critical to achieve low switching losses and stable operation. The switching power stage requires particular attention. If possible, mount all of the power components on the top side of the board with their ground terminals flushed against one another. Follow these guidelines for the optimum PCB layout :

- \triangleright Keep the high current paths short, especially at the ground terminals.
- \triangleright Keep the power traces and load connections short. This is essential for high efficiency.
- When trade-offs in trace lengths must be made, it's preferable to let the inductor charging path be longer than the discharging path.
- Place the current sense component close to the controller. ISENP and ISENN connections for current limit and voltage positioning must be made using Kelvin sense connections to guarantee current sense accuracy. The PCB trace from the sense nodes should be paralleled back to the controller.
- Route high speed switching nodes away from sensitive analog areas (COMP, FB, ISENP, ISENN, etc...)
- Connect the exposed pad to the ground plane through low impedance path. Recommend use of at least 5 vias to connect to ground planes in PCB internal layers.

Outline Dimension

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

		Dimensions In Millimeters	Dimensions In Inches		
Symbol	Min.	Max.	Min.	Max.	
A	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A3	0.175	0.250	0.007	0.010	
b	0.150	0.250	0.006	0.010	
D	3.900	4.100	0.154	0.161	
D ₂	2.650	2.750	0.104	0.108	
E	3.900	4.100	0.154	0.161	
E2	2.650	2.750	0.104	0.108	
e	0.400		0.016		
	0.300	0.400	0.012	0.016	

W-Type 32L QFN 4x4 Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.