

Compal Confidential

Model Name : EA/EG50_CX (Z5WE1)

File Name : LA-9535P



Compal Confidential

EA/EG50_CX (Z5WE1) M/B Schematics Document


Intel Ivy Bridge ULV Processor + Panther Point PCH

Nvidia N14M-GE & N14P-GV2

2013-05-23

REV: 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-9535P M/B Schematics
				Date: Thursday, May 23, 2013	Rev 1.0
				Sheet 1	of 55



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
Date:	Thursday, May 23, 2013	Document Number	LA-9535P M/B Schematics		Sheet 2 of 55



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+0.75VS	+0.675VSP to +0.675VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VSDGPU	+1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+0.95VSDGPU	+0.95VSDGPUP to +0.95VSDGPU switched power rail for CPU	ON	OFF	OFF
+1.5V	+1.35VP to +1.35V power rail for DDR3ML	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VSDGPUP to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	+3VS to 1.8V switched power rail to CPU	ON	OFF	OFF
+1.8VSDGPU	+1.8VS to +1.8VSDGPU switched power rail for GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VLP	B+ to +3VLP power rail for suspend power	ON	ON	ON
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+3VSDGPU	+3VS to +3VSDGPU switched power rail for GPU	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID_min	VAD_BID_typ	VAD_BID_max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

USB Port Table

USB 2.0	Port	3 External USB Port
EHCI1	0	USB Port(Left 3.0)
	1	USB Port(Right 2.0)
	2	USB Port(Right 2.0)
	3	Touch Screen
	4	
	5	
	6	

USB 2.0	Port	
EHCI2	8	Mini Card (WLAN+BT)
	9	
	10	Camera
	11	
	12	
	13	

USB 3.0 Port	
0	USB Port(Left 3.0)
1	
2	
3	

BTO Option Table

BTO Item	BOM Structure
Unpop	@
Connector	CONN@
PCH RTC CMOS	SP@
TEST PAD	TP@
Unpop SPI2	SPI2@
Unpop CPU	CPU@
Unpop GPU	GPU@
Unpop VRAM	VRAM@
Back light	BL@
IOAC	IOAC@
Celeron 847	847@
Celeron 1007	1007@
I3-3227M	I33227@
I5-3337M	I53337@
I7-3537M	I73537@
UMA ONLY GPIO	UMAO@
EDP	EDP@
LVDS	LVDS@
EMC POP	EMC@
EMC NON POP	XEMC@
N14M-GE option	N14MGE@
N14P-GT option	N14PGT@
N14P-GV2 option	N14PGV2@
N14P-GT/GV2 Strap	GV2GT@
VGA SKU	VGA@
VRAM x 8pcs	128@
PEG 16X	16X@
PEG 8X	8X@
GC6	GC6@
NON GC6	NGC6@

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X	VGA Internal Thermal Sensor	1001 111x (0x9E)

EC SM Bus2 address

PCH SM Bus address

Device	Address
ChannelA DIMM0	1001 000x JDIMM1
ChannelB DIMM1	1001 010x JDIMM2

BOM Config

UMAO: EDP@/IOAC@/BL@/EMC@/UMAO@/
DIS GV2: EDP@/IOAC@/BL@/EMC@/VGA@/
DIS GE: EDP@/IOAC@/BL@/EMC@/VGA@/

CPU config

GC6@/N14PGV2@/GV2GT@/8X@/
GC6@/N14MGE@/8X@/ CPU config + X76
CPU config + X76

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List
Size Custom	Document Number	Rev		
	LA-9535P M/B Schematics	1.0		
Date:	Thursday, May 23, 2013	Sheet	3	of 55



UCPU1 I3327@	S IC AV8063801119500 SR0XF L1 1.9G ABO! SA00006D990	AV8063801119500 SR0XF L1 1.9G ABO!
UCPU1 I5337@	S IC AV8063801129900 SR0XL L1 1.8G ABO! SA00006D860	AV8063801129900 SR0XL L1 1.8G ABO!
UCPU1 I73537@	S IC AV8063801119700 SR0XG L1 2G ABO! SA00006DB90	AV8063801119700 SR0XG L1 2G ABO!
UCPU1 847@	S IC AV8062700852800 SR08N Q0 1.1G ABO! SA00005VK20	AV8062700852800 SR08N Q0 1.1G ABO!
UCPU1 1007@	S IC AV8063801118700 SR109 P0 1.5G ABO! SA00006EW30	AV8063801118700 SR109 P0 1.5G ABO!
UCPU1 1017@	S IC AV8063801130300 SR10A P0 1.6G ABO! SA00006UH50	AV8063801130300 SR10A P0 1.6G ABO!
UCPU1 2117@	S IC AV8063801058800 SR0VQ P0 1.8G ABO! SA000061240	AV8063801058800 SR0VQ P0 1.8G ABO!
UCPU1 2127@	S IC AV8063801119100 SR105 P0 1.9G ABO! SA00006UG30	AV8063801119100 SR105 P0 1.9G ABO!
UCPU1 I33217@	S IC AV8063801058401 SR0N9 L1 1.8G ABO! SA00005L5C0	AV8063801058401 SR0N9 L1 1.8G ABO!
U1010 HM77@	S IC BD82HM77 SLJ8C C1 BGA 989P PCH ABO! SA00005AGI0	BD82HM77 SLJ8C C1 BGA 989P PCH ABO!
U1010 HM70@	S IC BD82HM70 SJTNV C1 BGA 989P PCH ABO ! SA00005MQ60	BD82HM70 SJTNV C1 BGA 989P PCH ABO !
U1010 NM70@	S IC BD82NM70 SLJTA C1 BGA 989P PCH ABO! SA00005WU20	BD82NM70 SLJTA C1 BGA 989P PCH ABO!


IVY BRIDGE

PCH

eDP_COMPIO and eDP_ICOMPO should be connected to R247 respectively.


eDP_COMPIO
 Trace Width to R2= 4-mil
 Trace Spacing to Other Signals= 15-mil
 Max. Routing Length= 500-mil

eDP_ICOMPO
 Trace Width to R2= 12-mil
 Trace Spacing to Other Signals= 15-mil
 Routing Length= 500-mil



1. PEG_RCOMPO and PEG_ICOMPI should be connected together with 4-mil width first. Then be connected to R1 from ball of PEG_ICOMPI.
 2. PEG_ICOMPO should be connected to R1 with width 12-mil.
 3. No longer than 500-mil to above two.

For 2nd Generation Intel® Core processor family mobile, the output will be high.
For Mobile 3rd Generation Intel® Core processor family, the output will be low.



For LVDS

DPLL_REF_CLK R517 2 LVDS@ 1 1K 0402 5%
DPLL_REF_CLK# R518 2 LVDS@ 1 1K 0402 5% → +1.05VS_VTT

If use External Graphic or use integrated without eDP
DPLL_REF_SSCLK PD 1K 5% to GND
DPLL_REF_SSCLK# PH 1K 5% to +1.05VS_VTT

	Width	Spacing	Length
SM_RCOMP0	20-mil	20-mil	< 500-mil
SM_RCOMP1	20-mil	20-mil	< 500-mil
SM_RCOMP2	15-mil	20-mil	< 500-mil

care should be taken to no stub caused by R11 by this resistor




C state information



Daisy chain

PM_DRAM_PWRGD_R

BUF_CPU_RST#

THERMALTRIP# will be asserted when CPU junction temperature exceeds approximately 130 °C





S0
 DRAMRST_CNTRL_PCH hgih ,MOS ON
 SM_DRAMRST# HIGH,DDR3 DRAMRST# HIGH
 DRAM not reset


S3
 DRAMRST_CNTRL_PCH Low ,MOS OFF
 SM_DRAMRST# Low,DDR3 DRAMRST# HIGH
 DRAM not reset

S4,5
 DRAMRST_CNTRL_PCH Low ,MOS OFF
 SM_DRAMRST# Io,DDR3 DRAMRST# low
 DRAM reset

Security Classification	Compal Secret Data		
Issued Date	2013/02/04	Deciphered Date	EOP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title			Compal Electronics, Inc.
Title			PROCESSOR(3/7) DDRIII
Size	Custom	Document Number	LA-9535P M/B Schematics
Date:	Thursday, May 23, 2013	Sheet	6 of 55





CFG Straps for Processor




current placement need to support PEG bus lan reversal

PCIe Static x16 Lane Numbering Reversal	
CFG2	1: (Default)Normal Operation Lane # definition matches socket pin map definition
	* 0: Lane Reversed



check VGA 8lane or 16lane?




eDP Enable Strap	
CFG4	1: (Default)Disable
	*0: Enable

PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) 1x16 PCI Express
	*10: 2x8 PCI Express
	01: Reserved
	00: 1x8,2x4 PCI Express



PEG DEFER TRAINING Tacoma_Fall2 1.0 P.12	
CFG7	* 1: (Default) PEG Trains immediately and follows xxRESETB de-assertion
	0: PEG Wait for BIOS for training

POWER




Voltage Rail	Voltage	S0 Iccmax Current(A)	
VCC	0.65~1.2	33	Processor Core Voltage
VCCIO	1.05	8.5	Processor Uncore Voltage
VDDQ	1.5	5	Memory Controller Voltage
VCCSA	0.675~0.9	4	System Agent Voltage
VCCPLL	1.8	1.2	Processor PLL Voltage
VAXG	0.65~1.25	29	Processor Graphics Voltage

Refer to Mobile 3rd Generation Intel® Core Processor Family External Design Specification (EDS) Volume 1 of 2 Revision 2.2



POWER




Part Number	Description	ESR
SF000002Z00	S_A_P_CAP 330U 2.5V M 6.3X4.2 R17M VLPS	17mΩ


**For ULV Only*

VID[0] ball D48	VID[1] ball D49	VCCSA Output
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

Follow VCCSA Plane Decoupling Recommendations from Intel PDDG Rev 1.0,
 1. 1x 330uF
 2. 5x 10uF (0603)
 3. 5x 1uF (0402)







Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	PROCESSOR(7/7) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-9535P M/B Schematics
Date:	Thursday, May 23, 2013	Sheet	10	of	55





All VREF_DQ and VREF_CA should be routed with width at least 20-mil and with spacing at least 20-mil.

1. +V_DDR_REFA
2. +VREF_CA






Part Number	Description	ESR
SF000002Z00	S_A-P_CAP 330U 2.5V M 6.3X4.2 R17M VLP5	17mΩ








All VREF_DQ and VREFCA should be routed with width at least 20-mil and with spacing at least 20-mil.


- +V_DDR_REFB
- +VREF_CB









Should be as close as possible to sink of JDIMM2



Should be as close as possible to sink of JDIMM2.203 and JDIMM2.204










Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9535P M/B Schematics Rev 1.0
Date:	Thursday, May 23, 2013	Sheet	12	of 55



As Intel's definition, SATA Port 1 and Port 3 is disabled by HM70 NM70



SATAICOMPO and SATA3COMPI should be connected together then to R121. SATA3ICOMPO and SATA3COMPI should be connected together then to R440. Trace Impedance= 50-ohm. Keep-out to other Signals, especially to CLK= 15-mil





	GPIO21
SGEN#	
Switchable GPU	0
*Non-Switchable	1

In accordance with design guide 2.0 page 274, if default boot destination is SPI, no external pull-up/-down resistors on the board are necessary.


	Boot BIOS Destination Selection	
Routing	GTN1#/GPIO51 (BBS1)	SATA1GP/GPIO19 (BBS0)
Reserved	0	1
Reserved	1	0
LPC	0	0
* SPI	1	1




NOT used in Full Clock Integration mode
 CLKIN_GND1_P (BG30) and CLKIN_GND1_N (BJ30) can share the same PD resistor. <Design Guide 2.0 Page 395>






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	PCH (2/9) PCIE, SMBUS, CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-9535P	M/B Schematics
				Date:	Thursday, May 23, 2013
				Sheet	14 of 55
				Rev	1.0



Ball B124 and Ball BG25 should be short together then be connected R134, no longer than 500-mil.




No use, pull-up with 10K to +3VALW_PCH



DSWODVREN - On Die DSW VR Enable
 * H: Enable On Die DSW VR
 L: Disable On Die DSW VR




Can depop by bios set to GPO



If the LVDS interface is not implemented, all signals associated with the interface can be left as No Connects. The supply pins VCC1X_LVDS and VCCA_LVD can be connected to ground. DG 471984 P.193





By 3/11
150_0804_8P4R_1%
should be placed as close as possible to PCH.

should be placed as close as possible to PCH T43, and keep the trace is at least 30-mil away from other signals (especially clocks).



In accordance with design guide 2.0 page 274, if default boot destination is SPI, no external pull-up/-down resistors on the board are necessary.

Boot BIOS Destination Selection		
Routing	GTN1#/GPIO51 (BB51)	SATA1GP/GPIO19 (BB50)
Reserved	0	1
Reserved	1	0
LPC	0	0
* SPI	1	1



DMI, FDI Termination Voltage		
DF_TVS	PJ, Set to 1	HR CPU NC
	PD, Set to 0	CR CPU PD

BDS
Processor Select: This pin is an output that indicates if the processor used is Sandy Bridge or Ivy Bridge. For Sandy Bridge the output will be high, and for Ivy Bridge the output will be low.


PG
Sandy Bridge + Ivy Bridge Compatible: Connect DF_TVS signal of the PCH to PROC_SELECT# of the processor through a 1K±5% series resistor. PROC_SELECT# also needs a 2.2K±5% pull up resistor to PCH VccDPTERM rail.

Port 0 to Port 7 resides EHC11
MB USB 3.0 Connector (IUSB1)
USB2.0 Sub/B
USB2.0 Sub/B
Touch Screen

Port 4, Port 5, Port 6, Port 7, Port 12 and Port 13 is not supported by HM70 NM70

Port 8 to Port 13 resides EHC12
Mini Card (WLAN)
CMOS Camera (LVDS)






Connect USBRBIAS and USBRBIAS# (impedance=50-ohm single-end) together first, then connect to R158 from USBRBIAS# (no longer than 500-mil). Keep-out 15-mil to other signals.






	HM77	HM70	NM70	Note
USB2.0	14	8	8	HM70/NM70 USB port 4, 5, 6, 7, 12 and 13 are disabled on 8 port SKUs.
USB3.0	4	2	0	USB 3.0 port 3 and 4 are disabled on HM70 USB 3.0 are all disabled on NM70
PCIe	8	4	4	HM70/NM70 PCIe port 5-8 are disabled on this SKU.
SATA	6	4	4	HM70/NM70 SATA port 1 and 3 are disabled on 4 port SKUs. HM70/NM70 SATA 6 Gb/s support on port 0 only. SATA port 0 also supports 3 Gb/s & 1.5 Gb/s HM77 SATA 6 Gb/s support on port 0 & port 1. SATA port 0 and 1 also support 3 Gb/s & 1.5 Gb/s.



Project ID	GPIO68	GPIO69	GPIO70
Q5WE0	1	0	0
Q7YE0	1	0	0
Q5Wxx-QC	1	1	0
V5VT1	1	1	1
*Z5WE1_CR	0	0	0




	GPIO38
OPTIMUS	0
DIS Only	1







Refer to Intel R 7 Series / C216 Chipset Family Platform Controller Hub (PCH) External Design Specification (EDS) Revision 2.1



PCH Power Rail Table			
Voltage Rail	Voltage	50 Iccmax Current(A)	
V_PROC_IO	1.05	0.002	Processor I/O
VSREF	5	0.001	PCH Core Well Reference Voltage
VSREF_Sus	5	0.001	Suspend Well Reference Voltag
Vcc3_3	3.3	0.178	I/O Buffer Voltage
VccADAC	3.3	0.063	Display DAC Analog Power. This power is supplied by the core well.
VccADPLL	1.05	0.075	Display PLL A power
VccADPLL	1.05	0.075	Display PLL B power
VccCore	1.05	1.73	Internal Logic Voltage
VccDMI	1.05	0.047	DMI Voltage
VccIO	1.05	3.799	Core Well I/O buffers
VccASW	1.05	0.803	1.05 V Supply for Intel Management Engine and Integrated LAN
VccSPI	3.3	0.01	3.3 V Supply for SPI Controller Logic
VccDSW3_3	3.3	0.001	3.3v supply for Deep Sx well
VccDFERN (VccPNAND)	1.8	0.002	1.8V power supply for DF_TV5
VccRTC	3.3	6 uA	RTC Battery Voltage
VccSus3_3	3.3	0.065	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.5	0.147	1.5 V Internal PLL and VRMs
VccCLKDMI	1.05	0.075	DMI differential Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDIFFCLKN	1.05	0.05	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.04	I/O power supply for LVDS (Mobile Only)


VccVRM voltage supplies for
 1. VccACLK
 2. VccAFDIPLL
 3. VccAPLLEXP
 4. VccPLLDIM2
 5. VccAPLSATA

CAP shared with AU20, but should be close to AT20




for EMI
L3 EMC@
10UH_LB20121T100MR_20%
1 2






VccVRM voltage supplies for
1. VccACLK
2. VccAFDIPLL
3. VccAPLLEXP
4. VccAPLLMI2
5. VccAPLSATA



Part Number	Description	ESR
SF00002Z00	S_A-P_CAP 330U 2.5V M 6.3X4.2 R17M VLP5	17mΩ



AL29 should be connected to shared with C80, C86, C87, C88, C89 and 90.



POWER

Clock and Miscellaneous

USB

PCI/GPIO/LPC

SATA

MISC

CPU

RTC



U1010H

H5	VSS[0]		
AA17	VSS[1]	AK38	
AA2	VSS[2]	VSS[80]	
AA3	VSS[3]	VSS[81]	
AA33	VSS[4]	VSS[82]	
AA34	VSS[5]	VSS[83]	
AB11	VSS[6]	VSS[84]	
AB14	VSS[7]	VSS[85]	
AB39	VSS[8]	VSS[86]	
AB4	VSS[9]	VSS[87]	
AB43	VSS[10]	VSS[88]	
AB5	VSS[11]	VSS[89]	
AB7	VSS[12]	VSS[90]	
AC19	VSS[13]	VSS[91]	
AC2	VSS[14]	VSS[92]	
AC21	VSS[15]	VSS[93]	
AC24	VSS[16]	VSS[94]	
AC33	VSS[17]	VSS[95]	
AC34	VSS[18]	VSS[96]	
AC48	VSS[19]	VSS[97]	
AD10	VSS[20]	VSS[98]	
AD11	VSS[21]	VSS[99]	
AD12	VSS[22]	VSS[100]	
AD13	VSS[23]	VSS[101]	
AD19	VSS[24]	VSS[102]	
AD24	VSS[25]	VSS[103]	
AD26	VSS[26]	VSS[104]	
AD27	VSS[27]	VSS[105]	
AD33	VSS[28]	VSS[106]	
AD34	VSS[29]	VSS[107]	
AD36	VSS[30]	VSS[108]	
AD37	VSS[31]	VSS[109]	
AD38	VSS[32]	VSS[110]	
AD39	VSS[33]	VSS[111]	
AD4	VSS[34]	VSS[112]	
AD40	VSS[35]	VSS[113]	
AD42	VSS[36]	VSS[114]	
AD43	VSS[37]	VSS[115]	
AD45	VSS[38]	VSS[116]	
AD46	VSS[39]	VSS[117]	
AD8	VSS[40]	VSS[118]	
AE2	VSS[41]	VSS[119]	
AE3	VSS[42]	VSS[120]	
AF10	VSS[43]	VSS[121]	
AF12	VSS[44]	VSS[122]	
AD14	VSS[45]	VSS[123]	
AD16	VSS[46]	VSS[124]	
AF16	VSS[47]	VSS[125]	
AF19	VSS[48]	VSS[126]	
AF24	VSS[49]	VSS[127]	
AF26	VSS[50]	VSS[128]	
AF27	VSS[51]	VSS[129]	
AF29	VSS[52]	VSS[130]	
AF31	VSS[53]	VSS[131]	
AF38	VSS[54]	VSS[132]	
AF4	VSS[55]	VSS[133]	
AF42	VSS[56]	VSS[134]	
AF46	VSS[57]	VSS[135]	
AF5	VSS[58]	VSS[136]	
AF7	VSS[59]	VSS[137]	
AF8	VSS[60]	VSS[138]	
AG19	VSS[61]	VSS[139]	
AG32	VSS[62]	VSS[140]	
AG31	VSS[63]	VSS[141]	
AG48	VSS[64]	VSS[142]	
AH11	VSS[65]	VSS[143]	
AH3	VSS[66]	VSS[144]	
AH36	VSS[67]	VSS[145]	
AH39	VSS[68]	VSS[146]	
AH40	VSS[69]	VSS[147]	
AH42	VSS[70]	VSS[148]	
AH46	VSS[71]	VSS[149]	
AH7	VSS[72]	VSS[150]	
AJ19	VSS[73]	VSS[151]	
AJ21	VSS[74]	VSS[152]	
AJ24	VSS[75]	VSS[153]	
AJ33	VSS[76]	VSS[154]	
AJ34	VSS[77]	VSS[155]	
AK12	VSS[78]	VSS[156]	
AK3	VSS[79]	VSS[157]	
		VSS[158]	

COUGARPOINT_FCBGA989
PCH®




U1010I

AY4	VSS[159]	H46
AY42	VSS[160]	K18
AY46	VSS[161]	K26
AY8	VSS[162]	K39
B11	VSS[163]	K46
B16	VSS[164]	K7
B19	VSS[165]	L18
B23	VSS[166]	L2
B27	VSS[167]	L20
B31	VSS[168]	L26
B35	VSS[169]	L28
B39	VSS[170]	L36
B7	VSS[171]	L48
F45	VSS[172]	M12
BB12	VSS[173]	P16
BB16	VSS[174]	M18
AL2	VSS[175]	M22
AL21	VSS[176]	M24
BB22	VSS[177]	M30
AL23	VSS[178]	M32
BB26	VSS[179]	M34
BB30	VSS[180]	M38
AL27	VSS[181]	M4
BB38	VSS[182]	M42
AL33	VSS[183]	M46
BB4	VSS[184]	M8
BB46	VSS[185]	M18
BC14	VSS[186]	M24
BC18	VSS[187]	M28
BC2	VSS[188]	M38
AM36	VSS[189]	M42
BC22	VSS[190]	M46
AM39	VSS[191]	N18
BC32	VSS[192]	N24
BC34	VSS[193]	N30
BC36	VSS[194]	N36
AM7	VSS[195]	N42
BC42	VSS[196]	N48
BC48	VSS[197]	P12
AN3	VSS[198]	P18
AN31	VSS[199]	P24
BE22	VSS[200]	P30
BE26	VSS[201]	P36
AP19	VSS[202]	P42
AP28	VSS[203]	P48
BF10	VSS[204]	R2
BF12	VSS[205]	R48
BF16	VSS[206]	T12
BF20	VSS[207]	T18
BF22	VSS[208]	T24
BF24	VSS[209]	T30
BF26	VSS[210]	T36
BF28	VSS[211]	T42
BF30	VSS[212]	T48
BF38	VSS[213]	V26
BF40	VSS[214]	V27
BF8	VSS[215]	V29
BF8	VSS[216]	V31
BF8	VSS[217]	V36
BF8	VSS[218]	V43
BF8	VSS[219]	V48
BF8	VSS[220]	V51
BF8	VSS[221]	V56
BF8	VSS[222]	V59
BF8	VSS[223]	V63
BF8	VSS[224]	V68
BF8	VSS[225]	V72
BF8	VSS[226]	V76
BF8	VSS[227]	V81
BF8	VSS[228]	V86
BF8	VSS[229]	V91
BF8	VSS[230]	V96
BF8	VSS[231]	V101
BF8	VSS[232]	V106
BF8	VSS[233]	V111
BF8	VSS[234]	V116
BF8	VSS[235]	V121
BF8	VSS[236]	V126
BF8	VSS[237]	V131
BF8	VSS[238]	V136
BF8	VSS[239]	V141
BF8	VSS[240]	V146
BF8	VSS[241]	V151
BF8	VSS[242]	V156
BF8	VSS[243]	V161
BF8	VSS[244]	V166
BF8	VSS[245]	V171
BF8	VSS[246]	V176
BF8	VSS[247]	V181
BF8	VSS[248]	V186
BF8	VSS[249]	V191
BF8	VSS[250]	V196
BF8	VSS[251]	V201
BF8	VSS[252]	V206
BF8	VSS[253]	V211
BF8	VSS[254]	V216
BF8	VSS[255]	V221
BF8	VSS[256]	V226
BF8	VSS[257]	V231
BF8	VSS[258]	V236
BF8	VSS[259]	V241
BF8	VSS[260]	V246
BF8	VSS[261]	V251
BF8	VSS[262]	V256
BF8	VSS[263]	V261
BF8	VSS[264]	V266
BF8	VSS[265]	V271
BF8	VSS[266]	V276
BF8	VSS[267]	V281
BF8	VSS[268]	V286
BF8	VSS[269]	V291
BF8	VSS[270]	V296
BF8	VSS[271]	V301
BF8	VSS[272]	V306
BF8	VSS[273]	V311
BF8	VSS[274]	V316
BF8	VSS[275]	V321
BF8	VSS[276]	V326
BF8	VSS[277]	V331
BF8	VSS[278]	V336
BF8	VSS[279]	V341
BF8	VSS[280]	V346
BF8	VSS[281]	V351
BF8	VSS[282]	V356
BF8	VSS[283]	V361
BF8	VSS[284]	V366
BF8	VSS[285]	V371
BF8	VSS[286]	V376
BF8	VSS[287]	V381
BF8	VSS[288]	V386
BF8	VSS[289]	V391
BF8	VSS[290]	V396
BF8	VSS[291]	V401
BF8	VSS[292]	V406
BF8	VSS[293]	V411
BF8	VSS[294]	V416
BF8	VSS[295]	V421
BF8	VSS[296]	V426
BF8	VSS[297]	V431
BF8	VSS[298]	V436
BF8	VSS[299]	V441
BF8	VSS[300]	V446
BF8	VSS[301]	V451
BF8	VSS[302]	V456
BF8	VSS[303]	V461
BF8	VSS[304]	V466
BF8	VSS[305]	V471
BF8	VSS[306]	V476
BF8	VSS[307]	V481
BF8	VSS[308]	V486
BF8	VSS[309]	V491
BF8	VSS[310]	V496
BF8	VSS[311]	V501
BF8	VSS[312]	V506
BF8	VSS[313]	V511
BF8	VSS[314]	V516
BF8	VSS[315]	V521
BF8	VSS[316]	V526
BF8	VSS[317]	V531
BF8	VSS[318]	V536
BF8	VSS[319]	V541
BF8	VSS[320]	V546
BF8	VSS[321]	V551
BF8	VSS[322]	V556
BF8	VSS[323]	V561
BF8	VSS[324]	V566
BF8	VSS[325]	V571
BF8	VSS[326]	V576
BF8	VSS[327]	V581
BF8	VSS[328]	V586
BF8	VSS[329]	V591
BF8	VSS[330]	V596
BF8	VSS[331]	V601
BF8	VSS[332]	V606
BF8	VSS[333]	V611
BF8	VSS[334]	V616
BF8	VSS[335]	V621
BF8	VSS[336]	V626
BF8	VSS[337]	V631
BF8	VSS[338]	V636
BF8	VSS[339]	V641
BF8	VSS[340]	V646
BF8	VSS[341]	V651
BF8	VSS[342]	V656
BF8	VSS[343]	V661
BF8	VSS[344]	V666
BF8	VSS[345]	V671
BF8	VSS[346]	V676
BF8	VSS[347]	V681
BF8	VSS[348]	V686
BF8	VSS[349]	V691
BF8	VSS[350]	V696
BF8	VSS[351]	V701
BF8	VSS[352]	V706

COUGARPOINT_FCBGA988
PCH®



GPIO	I/O	USAGE
GPIO0	I	FB_CLAMP_MON
GPIO1	O	MEM_VD_CTL
GPIO2	O	LCD_BL_PWM
GPIO3	O	LCD_VCC
GPIO4	O	LCD_BLEN
GPIO5	O	Reserved
GPIO6	O	FB_CLAMP_TGL_REQ
GPIO7	O	3D Vision
GPIO8	I/O	OVERT
GPIO9	I/O	ALERT
GPIO10	O	MEM_VREF_CTL
GPIO11	O	PWM_VID
GPIO12	I	PWR_LEVEL
GPIO13	O	PSI
GPIO14	I	HPD_A
GPIO15	I	HPD_C
GPIO16	O	FRM_CLK
GPIO17	I	HPD_D
GPIO18	I	HPD_E
GPIO19	I	HPD_F or HPD_B
GPIO20		Reserved
GPIO21		Reserved
GPIO22		
GPIO23		
GPIO24		




Security Classification	Compal Secret Data
Issued Date	2013/02/04
Deciphered Date	EOP

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
Title	
N14P PEG 1/7	
Size	Document Number
Custom	LA-9535P M/B Schematics
Date	Thursday, May 23, 2013
Sheet	22 of 55

VRAM Interface







DG-06246 v04:
 Reserve footprint for debug only.
 6.1.11 FbX_Dbg0/1

The FbX_Dbg0/1 signals are used for debug purposes only. Reserve a footprint for a 60.4Ω pull-up resistor to FBVDDQ on each FbX_Dbg0/1 signal. The resistor should be no-stuffed for normal operation.

FBx_PLL_AVDD, FB_DLL_AVDD
 0.1Ux1 1 Per pin Under GPU
 22Ux1 Near GPU
 30ohm@100Mhz(ESR0.01ohm) x1 Near GPU

Security Classification		Compal Secret Data		Title	
Issued Date	2013/02/04	Deciphered Date	EOP	N14P VRAM 2/7	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	LA-9535P M/B Schematics	
Date: Thursday, May 23, 2013				Sheet	23 of 95



For N14P-GV2 strap table Decide ID : 0x1292
 For N14P-GT strap table Decide ID : 0xFE4

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GV2	900 MHz	128M 16* 4 GB	0x4: HYNIX SA0000H430 R3 H5TC2G63FR-11C 0x6: HYNIX SA0000Y090 R3 H5TC2G63DR-11C	R PU 45.3K	R PD 34.8K	R PD 15K	R PD 4.99K	R PD 20K	PD 34.8K PD 24.9K	R PU 10K	R PU 4.99K
	900 MHz	256M 16* 4 GB	0x1: MICRON SA0006D10 R3 MT41K25M16HA-107GE 0x2: HYNIX SA0000E840 R3 H5TC4G63AFR-11C						PD 10K PD 15K		
N14P-GT	900 MHz	128M 16* 4 GB	Hynix SA0000Y090						PD 34.8K PH 30.1K		R PD 15K
	900 MHz	256M 16* 4 GB	Micron SA0006D10			R PD 24.9K					

Resistor Values	Pull-up to +3V	Pull-down to Gnd
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111


Strap Name	Bit3	Bit2	Bit1	Bit0
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN_TERM
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	FB[1]	RAM_CFG[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	PCIE_SPEED_CHANGE_GNE3	PCIE_MAX_SPEED	DP_PLL_VDD33V

SUB_VENDOR PEX_PLL_EN_TERM FB[1:0] SMB_ALT_ADDR VGA_DEVICE DP_PLL_VDD33V
 0: No Video BIOS ROM* 0: Disable* 0: Reserved 0: 0x9E (Default)* 0: 3D Device 0: Reserved
 1: BIOS ROM is present 1: Enable 1: Reserved 1: 0x9C (Multi-GPU usage) 1: VGA Device* 1: Default*

3GIO_PADCFG[3:0] SOR[3:0]_EXPOSED PCIE_SPEED_CHANGE_GNE3 PCIE_MAX_SPEED
 0110: GEN1/GEN2 support only* Define audio on each 0: Disable PCIE Gen3 operation* 0: Limit booting to PCIE Gen1
 0000: GEN3 support digital display port 0: Enable PCIE Gen3 operation 1: Allow booting to PCIE Gen2/3*
 0000: Not in Use*

For N14M-GE Binary strap table Decide ID : 0x1140

GPU	Freq.	Memory Size	Memory Config	strap3	strap2	strap1	strap0	strap4	ROM_SCLK	ROM_SI	ROM_SO
N14M-GE	900MHz	128Mx16x4	0x6: HYNIX SA0000Y090 R3 H5TC2G63DR-11C	PD10K	PH10K	PH10K	PD10K				
	900MHz	128Mx16x4	0x0: HYNIX SA0000H430 R3 H5TC2G63FR-11C	PH10K	PH10K	PD10K	PD10K				
	900MHz	256Mx16x4	0x0: MICRON SA0006D10 R3 MT41K25M16HA-107GE 0x3: HYNIX SA0000E840 R3 H5TC4G63AFR-11C 0x4: HYNIX SA0000E840 R3 H5TC4G63AFR-11C	PH10K PD10K PD10K	PH10K PD10K PH10K	PD10K PH10K PH10K	PH10K PH10K PH10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K



GPU@
 N13P-GL-A1_F08GA008
 Table 1. N14M-GE/LE DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/FBVDQ	Manufacturer Part Number	Max Speed (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Samsung	0x5	1.5 V/ 1.5 V	K4W2G1644E-BC1A	1000	1150	Production ready
				K4W2G1644E-BC11	900	1204	Production ready
	Hynix	0x6	1.5V/ 1.5V	H5TQ2G63DR-11C	1000	N/A	Production ready
				H5TQ2G63DR-11C	900	N/A	Post-production candidate

Table 5. N14M-GE/LE and N14P-GV2 DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/FBVDQ	Manufacturer Part Number	Max Speed (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Samsung	0x7	1.5 V/ 1.5 V	K4W2G1644E-BC1A	1000	1204	Production ready
				K4W2G1644E-BC11	900	1204	Production ready
	Micron	0x5	1.5 V/ 1.5 V	MT41J28M16JF-093G:K	1000	1234	Production ready
				MT41J28M16JF-107G:K	900	1150	Production ready
Hynix	0x5	1.5V/ 1.5V	H5TQ2G63DR-11C	1000	N/A	Production ready	
			H5TQ2G63DR-11C	900	N/A	Production ready	

Binary	Hexadecimal	Bom structure
0000	0x0	P2GMCN@
0001	0x1	P2GAFR@
0010	0x2	
0011	0x3	M2GMFR@
0100	0x4	P1GFFR@,M2GAFR@
0101	0x5	
0110	0x6	M1GDFR@,P1GDFR@
0111	0x7	
1000	0x8	
1001	0x9	
1010	0xA	
1011	0xB	
1100	0xC	M1GFFR@
1101	0xD	M2GMCN@
1110	0xE	
1111	0xF	

Table 123 Binary Strap Mode Mapping

Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALT_ADDR	10K Ω	Pull-down to GND
ROM_SI	SUB_VENDOR	10K Ω	Pull-up to 3V3 if VBIOS ROM exists Pull-down to GND if no VBIOS ROM.
ROM_SO	VGA_DEVICE	10K Ω	Pull-down to GND (no display)
STRAP0	RAM_CFG[0]	10K Ω	See Note below
STRAP1	RAM_CFG[1]	10K Ω	See Note below
STRAP2	RAM_CFG[2]	10K Ω	See Note below
STRAP3	RAM_CFG[3]	10K Ω	See Note below
STRAP4	PCIE_MAX_SPEED	10K Ω	Pull-down to GND

Security Classification	Compal Secret Data		EOP		Title	
Issued Date	2013/02/04	Deciphered Date			N14P LVDS 3/7	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0	Doc Number
				Date	Thursday, May 23, 2013	Sheet 24 of 55



NV 14x DG FBVDDQ(DDR3) GB4-128
 0.1Ux4, 1Ux4, 4.7Ux4 Under GPU
 10Ux2, 22Ux2 Near GPU

NV DG PEX_IOVVD/Q combined
 1Ux4 Under GPU
 4.7Ux2 Near GPU
 10Ux4, 22Ux4 Midway GPU & Power supply





Table 2. N14M-GE/GL DDR3 Recommended Memories 256Mx16 Configuration



Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
256Mx16 DDR3	Samsung	0xB	1.5 V / 1.5 V	K4W4G1646B-HC11	900	N/A	Production ready
			1.5 V / 1.5 V				
	Micron	0xD	1.5 V / 1.5 V	MT41K256M16HA- 107G:E	900	N/A	Production ready
			1.5 V / 1.5 V				
	Hynix	0x3	1.5 V / 1.5 V	H5TQ4G63MFR-11C	900	N/A	Production ready
			1.5 V / 1.5 V				

Table 7. N14M-GS/LP and N14P-GV2 DDR3 Recommended Memories 256Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
256Mx16 DDR3	Samsung	0x3	1.5 V / 1.5 V	K4W4G1646B-HC11	900	N/A	Production ready
			1.5 V / 1.5 V				
	Micron	0x1	1.5 V / 1.5 V	MT41K256M16HA- 107G:E	900	N/A	Production ready
Hynix	0x2	1.5 V / 1.5 V	H5TC4G63AFR-11C	900	N/A	Production ready	



MULTI LEVEL STRAPS



N14M-GE 35A
N14P-GV2 45A
N14P-GT 55A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N14P POWER & GND 5/7	
Size	Custom	Document Number	LA-9535P M/B Schematics	Rev	1.0
Date:	Thursday, May 23, 2013	Sheet	26	of	55







VRAM DDR3 chips





128Mx16 DDR3 *8==>2GB
256Mx16 DDR3 *8==>4GB

Low 32

High 32



Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1	ODT_L	
CMD3	CKE_L	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16	CS0_H#	
CMD17		
CMD18	ODT_H	
CMD19	CKE_H	
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*




Command Bit	Default Pull-down
ODT#	10k
CKE#	10k
RST	10k
CS*	No Termination








VRAM DDR3 chips

128Mx16 DDR3 *8==>2GB
256Mx16 DDR3 *8==>4GB






Low 32

High 32







Mode D Address	0..31	32..63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18	ODT_H	
CMD19	CKE_H	
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		




Command Bit	Default Pull-down
ODFx	10k
CKEx	10k
RST	10k
CS*	No Termination



LCD POWER CIRCUIT



LCD/ LED PANEL Conn.











HPD



	GPIO71
	PCH_GPIO71
eDP	0
LVDS	1


eDP






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Conn	
Size	Document Number	Date: Thursday, May 23, 2013		Sheet	Rev
Custom	LA-9535P M/B Schematics	Date: Thursday, May 23, 2013		30 of 55	1.0

CRB1.0 use 47ohm@100Mhz Bead



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title CRT Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Sheet	Rev
Customer	LA-9535P M/B Schematics	Thursday, May 23, 2013		31	1.0




	SPROM_CLK (EECLK)	SPROM_DOUT (EEDATA)
On chip	1	0
AT24C02	1	1


EMI Request... 2010/07/27

SM010005500 500ma 600ohm@100mhz DCR 0.38

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Broadcom BCM57786X Custom Document Number LA-9535P M/B Schematics Date: Thursday, May 23, 2013 Sheet 32 of 55



LAN Connector






CARD READER_zin1 SP07000TF00

Place close to TCT pin


BOTHHAND: S X'FORM_ GST5009-E LF LAN, SP050006B10
 TIMAG:S X'FORM_IH-160 LAN, SP050006F00
 FCE:S X'FORM_NS892407 1G, SP050006800

Card Reader Connector





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/04	Deciphered Date	EOP	Title	LAN Magnetic & RJ45	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	LA-9535P M/B Schematics	1.0
				Date:	Thursday, May 23, 2013	Sheet 33 of 55


For Wireless LAN



Add 3/12




Mini Card Power Rating




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	MINI CARD (WLAN)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	LA-9535P M/B Schematics
				Date:	Thursday, May 23, 2013
				Sheet	34 of 55
				Rev	1.0



SATA HDD Conn.








SATA ODD Conn.




www.chinafix.com


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/04	Deciphered Date	EOP	Title	HDD/ODD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	LA-9535P M/B Schematics	1.0
				Date:	Thursday, May 23, 2013	Sheet 35 of 55
















PWR/B



**USB/B
(USB Port 1, Port2)**






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/04	Deciphered Date	EOP	Title	USB3.0 Conn/USB B/PWR B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	LA-9535P M/B Schematics	1.0
				Date:	Thursday, May 23, 2013	Sheet 36 of 55






Phase	Revision	BID0	BID1
EVT	0.1	0	X
*PVT	0.2	1	X
PVT2	0.3	2	X
MP	1.0	3	X


Security Classification		Compal Secret Data		Title	
Issued Date	2013/02/04	Deciphered Date	EOP	EC ENE-KB9012	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	Rev 1.0
				Date:	Thursday, May 23, 2013
				Sheet	37 of 55





To TP/B Conn.





KB BackLight Conn.





ON/OFF BTN



HDD LED



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/04	Deciphered Date	EOP	Title	KB & TP & LED	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	LA-9535P M/B Schematics	1.0
				Date:	Thursday, May 23, 2013	Sheet 38 of 55






Headphone Out

Int. MIC

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	HD Audio Codec ALC3225
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	LA-9535P M/B Schematics
Date:	Thursday, May 23, 2013	Sheet	39	of	55


FAN1 Conn




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	FAN & Screw Hole & G-Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-9535P M/B Schematics
Date: Thursday, May 23, 2013				Sheet	40 of 55




+1.5V to +1.5VS






+1.05VS_VTT to +1.05VSDGPU






+3VS to +3VSDGPU for GPU






注意S3 reduce
+0.75V sequence



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer	Document Number LA-9535P M/B Schematics
				Date:	Thursday, May 23, 2013
				Sheet	41 of 55




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/04	Deciphered Date	EOP	Title	DCIN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-9535P M/B Schematics	1.0
				Date:	Thursday, May 23, 2013	Sheet 42 of 55



For KB9012 OTP	
92°C	1.2V, Active
56°C	2.255V, Recovery

For KB9012 sense 20mΩ	Active	Recovery
65W	84W, 1.2V	56W, 0.793V
90W	117W, 1.2V	77W, 0.791V
120W		


PH201 under CPU bottom side :
 CPU thermal protection at 92 degree C (shutdown)
 Recovery at 56 degree C




For 65W adapter ==> action 84W , Recovery 56W
 For 90W adapter ==> action 117W , Recovery 77W

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	BATTERY CONN / OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Customer	Document Number	Rev		
		LA-9535P M/B Schematics	1.0		
Date:	Thursday, May 23, 2013	Sheet	43	of	55

for reverse input protection







For 4S per cell 4.35V battery



Vin Detector			
	Min.	Typ	Max.
L-->H	17.520V	18.006V	18.504V
H-->L	16.967V	17.593V	18.237V
ILIM and external DPM			
	Min.	Typ	Max.
	3.906A	4.006A	4.108A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	LA-953SP M/B Schematics	1.0			
Date:	Thursday, May 23, 2013	Sheet	44	of	55



Security Classification	Compal Secret Data			Title	
Issued Date	2013/02/04	Deciphered Date	EOP	3VALW/5VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
Date: Thursday, May 23, 2013				Sheet	45 of 55




```

+1.35VP
Ipeak = max{ 0.7*Ibudget, 1st +2nd max loading}
Ipeak = max{ 12.34*0.7 , 4.2+8.14 }
Ipeak=12.34A ; 1.2Ipeak=14.808A ;Imax=8.638A
1/2Delta I=0.7353A (F=300K Hz)
PR504=(1.2Ipeak-1/2Delta I) *Rds (on) (max)*1.2/9uA=8.45Kohm
choose PR504=8.45Kohm (for safety >1.2Ipeak)
Rds (on)=5.0m ohm(max) ; Rds (on)=4.2m ohm (typical)
Ilimit_min=(8.366K*9uA) / (5.0m*1.2)=15.058A
Ilimit_max=(8.535K*11uA) / (4.2m*1.2)=22.352A
Iocp=Ilimit+1/2Delta I=15.79A~23.09A
Iocp (min) >1.2Ipeak
    
```

2012/9/6

OVP=110% 115% 120%




- 37,41,44,48 SUSP#
- 37,41 SYSON
- 41 SUSP

STATE	S3	S5	1.35VP	VTT_REFP	0.675VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)

Note: S3 - sleep ; S5 - power off

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	1.5VP/0.75VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	LA-9535P M/B Schematics
Date	Thursday, May 23, 2013	Sheet	46	of	55

$V_{FB} = 0.704V$
 $V_o = V_{FB} * (1 + 11.5K/10K) = 1.5V$
 $Freq = 290KHz (typ)$
 $C_{esr} = 15m\ ohm$
 $I_{peak} = 4.7A$ $I_{max} = 3.29A$ $I_{ocp} = 5.64A$
 $I_{ocp} = 5.72A \sim 6.43A$



Resistance (KΩ)	Frequency (KHz)
470	290
200	340
100	380
39	430





VID [0]	VID [1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

output voltage adjustable network

$I_{max} = 4.2A$, $I_{peak} = 6A$
 $F_{B} = 0.6V$



+1.05VSP Ipeak=5.36A ; Imax=3.752A ; 1.2Ipeak=6.432
Delta I=0.xxxxA=>1/2Delta I=0.xxxxA,F= 800K Hz(typ)



Ien=10uA, Vth=0.3V, notice the res. and pull high voltage from HW

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Customer
				LA-9335P M/B Schematics
				Rev
				1.0
				Date: Thursday, May 23, 2013
				Sheet 48 of 55


Layout Note
 SVID routing
 1. Alert# signal must be routed between the Clock and Date lines to reduce the cross talk between them. Signal order arrangement: mobile order is Clock-Alert-Date
 2. SVID spacing requirement is 18mils(0.475mm).
 3. Maximum total microstrip routing length of each SVID signal must not exceed 6000mils(152.4mm).
 4. The SVID bus must be ground reference, It cannot be referenced to input (Vbat or 12V) power plans as they can couple noise into the SVID bus as power states change.
 5. Avoid routing under noisy circuit, e.g. switch node, Gate driver, B+, Vin, high speed signal.
 6. When SVID signal changes layer, GND return path may be changed also. We need add GND via for GND reference.



OCP setting=39.9~44.99A



Layout Note
 Reduce Acoustic Noise
 1. The AL bulk capacitor of B+ should be very close to CPU_CORE MOSFET.
 2. Input ceramic caps must place on symmetry same location on top side and bottom side.

VDD source use +5VS and PGOOD source use +3VS
 Please confirm power on and down sequence, make sure VGATE after CPU_CORE on.



PL701 PL702 Footprint用SH00000HQ00代替,因為SH00000NM00_R22為2PIN 2012/07/05

Security Classification	<BOM Structure>	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title CPU CORE/VGFX CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DECLOUED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-9335P M/B Schematics
				Date:	Thursday, May 23, 2013
				Sheet	49 of 55



N14P-GV2 OpenVR config is B
 Vmin=0.6V
 Vmax=1.2V
 Vboot=0.9V
 Vstep=6.25mV
 Number of Voltage Levels N=96
 PWM Frequency F_{PWM}=1.125MHz
 PWM Minimum Pulse Width T_{Dmin}=9.26ns
 VID Transient Time T < 100us

N14P-GE OpenVR config is C
 Vmin=0.65V
 Vmax=1.15V
 Vboot=0.9V
 Vstep=25mV
 Number of Voltage Levels N=20
 PWM Frequency F_{PWM}=0.676MHz
 PWM Minimum Pulse Width T_{Dmin}=74ns
 VID Transient Time T < 100us

N14P-GV2 TDP 25W
 I_{peak}=55A
 I_{max}=25A
 I_{ocp}=72A
 F_{sw}=450KHz
 bulk cap 560uF*2

Thermistor near MOSFET trigger point 110 degree C.


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/04	Deciphered Date	EOP	Title	+VGA CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	LA-9535P_M/B Schematics	1.0
				Date	Thursday, May 23, 2013	Sheet 50 of 55



For BOT side

For TOP side


PWR Rule 17W@ULV(CR BGA1023_GT2) CPU2.9m GFx3.9m
CPU 330uF/9m *3, 22uF(0805) *12, 2.2uF(0402)*16
GFx 330uF/9m*2, 22uF(0805)*6, 10uF(0603)*6, 1uF(0402)*11
1.05V 330uF*2,10uF(0603)*10,1uF(0402)*26





ESR=9m ohm

Vaxg

- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed




ESR=9m ohm




ESR=9m ohm

-20% SGA00006100 ESR=9m ohm

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	CPU CORE CAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer	Rev	Date	Thursday, May 23, 2013
	LA-9535P M/B Schematics		1.0	Sheet	51 of 55




nVidia GB4-128 package
Under GPU
4.7uF 0603 * 10
0.1uF 0402 * 4



nVidia GB4-128 package
Near GPU
47uF 0805 * 1
22uF 0805 * 1
4.7uF 0805 * 5 (0603)
330uF POS * 1 <6mΩ

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	VGA CORE CAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-9535P M/B Schematics
				Date:	Thursday, May 23, 2013
				Sheet	52 of 55
				Rev	1.0





Item	Reason for change	PG#	Modify List	Date	Phase
1	For 4S battery request	44	mount PR319,PR321,PR326,PQ307,PQ308	0310	C
2	change size to common part	45	PC419 change to 0603 common part	0310	C
3	HW sequence request	47	PR1003 to 30k	0311	C
4	EMI request	44	not mount PC307	0312	C
5	EMI request	44	add PC745 PC746 PC747	0313	C
6	EMI request	44	change PR311 PR310 to 2.2Ohm	0313	C
7	GFX_OCP	49	change PR707 to 576hm	0314	C
8					
9					
10					
11					
12					
13				3/5	EVT
14				3/5	EVT
15					
16					
17					
18					
19					
20					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/04	Deciphered Date	EOP	Title	PW PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size A3	Document Number LA-9535P M/B Schematics
Date:	Thursday, May 23, 2013	Sheet	54	of	55
		Rev	1.0		



03/06
 Change R1033 from 4.99K to 10K(ROM_SO VGA_DEVICE)
 Change U51 N14P-GV2 from SA00006B500 to SA00006B510
 Change Y6 P/N to SJ10000E800(合併用料)

03/11
 Add net +XDPWR_SDPWR_MSPWR_R
 Add share rom feature
 Add R112 R140 R141 R144
 Add EC_SPI_MISO_1 , PCH_SPI_MISO_1
 Add EC_SPI_CS0# , PCH_SPI_CS0#
 Add EC_SPI_CLK_1 , PCH_SPI_CLK_1
 Add EC_SPI_MOSI_1 , PCH_SPI_MOSI_1
 R541 pop 1K VGA@
 R1101 470-->47 SD013470A80
 D1000.3 VGA_PWROK changes into VGA_ON

SW3 @ 拿掉不上
 Removed U15,R107,R108
 Removed R151,R159,R160,R184,R97
 Removed R524,R525,R526 換 RP13 5%-->1%

03/12
 Add C441 470pF(SE074471K80),EMC@, EMI solution
 Change U51 N14P-GV2 SA00006B510-->SA00006B530 R3 P/N
 Change U51 N14M-GE SA000068A00-->SA000068A10 R3 P/N

0313a
 Combine with PWR_Z5WE1_LA9535PR02_PWR_0313.DSN

0313b
 Remove RP14,
 PCH_GPIO2 不接
 PCH_GPIO3 不接
 PCH_GPIO53 不接

RP13 5%-->1%(SD300002Y00)

0313C
 2nd rom 加回去
 Add U15,R107,R108
 Add R97 R151 R159 R160 R184
 Del R112 R140 R141 R144

0314
 R285 XEMC@-->EMC@
 C329 22P-->10P, XEMC@-->EMC@

Add C230 0.1U for card reader enable

Board ID
 R316 0ohm 改 8.2K 上件
 R314 @-->改上件
 C346 @-->改上件

0314C
 R774 change from 10 to 56ohm
 R1027,R1028,R1029,R1030,R1035,R1036,R1039,R1033,R1042 at N14M-GE SKU 10K_0402_5% change to 10K_0402_1%

0314d
 L33 changes into SM010014520

0315a
 Add net CRT_4, CRT_11 for 測點
 R541 bom structure-->VGA@
 C346 board ID cap改@ 不上

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/04	Deciphered Date	EOP	Title	HW PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	LA-9535P M/B Schematics	1.0
				Date:	Thursday, May 23, 2013	Sheet 55 of 55