

Compal Confidential

Model Name : QILE1 & QILE2

File Name : LA-8131P, LA-8132P

BOM P/N:

QILE1:

- 4319GG39L01 : SMT MB A8131 QILE1 DIS-N13P
- 4319GG39L02 : SMT MB A8131 QILE1 DIS GPU-N13M
- 4319GG39L03 : SMT MB A8131 QILE1 UMA

QILE2:

- 4319GJ39L01 : SMT MB A8133 QILE2 DIS-N13P
- 4319GJ39L02 : SMT MB A8133 QILE2 DIS GPU-N13M
- 4319GJ39L03 : SMT MB A8133 QILE2 UMA

Compal Confidential

M/B Schematics Document

Intel Ivy Bridge Processor with DDRIII + Panther Point PCH


GPU nVIDIA N13M-GE1 / N13P-GL

2011-12-20

REV:0.6

LENOVO CONFIDENTIAL TO LENOVO

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, January 06, 2012
				Sheet	1 of 58
				Rev	0.6
				LA-8131P	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-8131P
				Date	Friday, January 06, 2012
				Sheet	2 of 58
				Rev	06

Voltage Rails

power plane	State	+B	+5VALW	+3VALW	+1.5V	+5VS +3VS +1.5VS +VCCP +CPU_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.05VS	+3VM +1.05VM
S0		○	○	○	○	○	○ M3 Supported
S3		○	○	○	○	✗	○ M3 Supported
S5 S4/AC		○	○	✗	✗	✗	○ M3 Supported
S5 S4/ Battery only		✗	✗	✗	✗	✗	
S5 S4/AC & Battery don't exist		✗	✗	✗	✗	✗	

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	0.5
5	0.6
6	
7	

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

EC SM Bus2 address

Device	Address
Thermal Sensor Fintek F75303M	1001_101xb

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

USB Port Table

	USB 2.0 Port	3 External USB port
EHC11 USB3.0	UHCI0	0
		1
	UHCI1	2
		3
	UHCI2	4
EHC12		5
	UHCI3	6
		7
		8
	UHCI4	9
		10
	UHCI5	11
	UHCI6	12
	13	


BOM Structure Table

BTO Item	BOM Structure
Connector	CONN@
45 LEVEL	45@
Unpop	@
nVidia	DIS@
INTEL DD3 M3	M3@
SIM Card Slot	3G@
Intel UMA	UMA@
VRAM Option	X76@
Intel SBA	SBA@
Intel AOAC	AOAC@
TPM	TPM@
GPU N13M	N13M@
GPU N13P	N13MP

SMBUS Control Table

	SOURCE	VGA	BATT	KE9012	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	X	✓	X	X	X	X	X
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	X	X	X	X	X	X	+3VS
SMB_EC_DA2	+3VALW							
SMBCLK	PCH	X	X	✗	✓	✓	X	X
SMBDATA	+3VALW				+3VS	+3VS		
SMLCLK	PCH	X	X	✗	X	X	X	X
SMLDATA	+3VALW							
SML1CLK	PCH	✓	X	✓	X	X	✓	X
SML1DATA	+3VALW	+3VS		+3VS			+3VS	

CONFIDENTIAL - INTERNAL TO LENOVO







PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
 PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

PEG Static Lane Reversal - CFG2 is for the 16x
 CFG2 * 1: Normal Operation; Lane # definition matches socket pin map definition
 0: Lane Reversed




eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

Nvidia support PCIe Gen2


Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	PROCESSOR(1/7) DMI,FDI,PEG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-8131P	Rev 06
Date: Friday, January 06, 2012				Sheet 4	of 58



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	PROCESSOR(2/7) PM,XDP,CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-8131P	Rev 06
				Date	Friday, January 06, 2012
				Sheet	5 of 58



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Docu	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Processor(3/7) DDRIII	
Date				Friday, January 06, 2012	
Sheet				6 of 58	



CFG Straps for Processor

CFG2

PEG Static Lane Reversal - CFG2 is for the 15x	
CFG2	* 1: Normal Operation, Lane # definition matches socket pin map definition 0: Lane Reversed

CFG4

Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

CFG6
CFG5


PCIe Port Bifurcation Straps	
CFG[6:5]	*11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

CFG7


PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

CONFIDENTIAL TO LENOVO





CONFIDENTIAL TO LENOVO



CPU SUPPLY
 SVID
 SENSE LINES



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	PROCESSOR(5/7) PWR,BYPASS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				8	LA-8131P
Date: Friday, January 06, 2012				Sheet	8 of 58



Vaxg

- Can connect to GND if motherboard only supports external graphics and if Gfx VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed

IVV Bridge drives VCCIO_SEL low
 VCCP_PWRCTRL:0
 Sandy Bridge is NC for A19
 VCCP_PWRCTRL:1

Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	PROCESSOR(6/7) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
S220	Revision	Document Number	LA-8131P	Rev 06
Date:	Friday, January 06, 2012	Sheet	9	of 58

CONFIDENTIAL TO LENOVO


JCPU1H	CONN#	J22
AT36	VSS1	AJ22
AT32	VSS2	AJ19
AT29	VSS3	AJ16
AT27	VSS4	AJ13
AT25	VSS5	AJ10
AT22	VSS6	AJ7
AT19	VSS7	AJ4
AT16	VSS8	AJ1
AT13	VSS9	AJ2
AT10	VSS10	AJ1
AT7	VSS11	AH35
AT4	VSS12	AH32
AT3	VSS13	AH30
AR26	VSS14	AH29
AR22	VSS15	AH29
AR19	VSS16	AH28
AR16	VSS17	AH28
AR13	VSS18	AH22
AR10	VSS19	AH19
AR7	VSS20	AH16
AR4	VSS21	AH7
AR2	VSS22	AH4
AP34	VSS23	AG9
AP31	VSS24	AG8
AP28	VSS25	AG4
AP26	VSS26	AF6
AP22	VSS27	AF5
AP19	VSS28	AF3
AP16	VSS29	AF2
AP13	VSS30	AF2
AP10	VSS31	AE34
AP7	VSS32	AE33
AP4	VSS33	AE32
AP1	VSS34	AE31
AN30	VSS35	AE30
AN27	VSS36	AE29
AN25	VSS37	AE28
AN22	VSS38	AE27
AN19	VSS39	AE26
AN16	VSS40	AE9
AN13	VSS41	AD7
AN10	VSS42	AC9
AN7	VSS43	AC8
AN4	VSS44	AC8
AM29	VSS45	AC5
AM26	VSS46	AC3
AM22	VSS47	AC2
AM19	VSS48	AB35
AM16	VSS49	AB34
AM13	VSS50	AB33
AM10	VSS51	AB32
AM7	VSS52	AB31
AM4	VSS53	AB30
AM3	VSS54	AB29
AM2	VSS55	AB28
AM1	VSS56	AB7
AL34	VSS57	AB5
AL31	VSS58	Y9
AL28	VSS59	Y8
AL25	VSS60	Y8
AL22	VSS61	Y8
AL19	VSS62	Y7
AL16	VSS63	Y7
AL13	VSS64	W35
AL10	VSS65	W34
AL7	VSS66	W33
AL4	VSS67	W32
AL2	VSS68	W31
AK33	VSS69	W30
AK30	VSS70	W29
AK27	VSS71	W28
AK25	VSS72	W27
AK22	VSS73	W26
AK19	VSS74	U9
AK16	VSS75	U8
AK13	VSS76	U8
AK10	VSS77	U6
AK7	VSS78	U3
AK4	VSS79	U2
AK5	VSS80	U2

TYCO_2013620-2_IVY BRIDGE

JCPU1I	CONN#	F22
T35	VSS161	F22
T34	VSS162	F19
T33	VSS163	E30
T32	VSS164	E27
T31	VSS165	E24
T30	VSS166	E21
T29	VSS167	E18
T28	VSS168	E15
T27	VSS169	E13
T26	VSS170	E10
P9	VSS171	E9
P8	VSS172	E8
P6	VSS173	E7
P5	VSS174	E6
P3	VSS175	E5
P2	VSS176	E4
N35	VSS177	E3
N34	VSS178	E2
N33	VSS179	E1
N32	VSS180	D35
N31	VSS181	D32
N30	VSS182	D29
N29	VSS183	D27
N28	VSS184	D26
N27	VSS185	D17
N26	VSS186	C34
M34	VSS187	C31
L33	VSS188	C28
L30	VSS189	C27
L27	VSS190	C25
L3	VSS191	C23
L8	VSS192	C10
L6	VSS193	C1
L5	VSS194	B22
L4	VSS195	B19
L3	VSS196	B17
L2	VSS197	B16
L1	VSS198	B11
K35	VSS199	B10
K3	VSS200	B9
K29	VSS201	B8
K28	VSS202	B7
K27	VSS203	B5
K1	VSS204	B3
H33	VSS205	B2
H32	VSS206	A35
H27	VSS207	A32
H24	VSS208	A29
H21	VSS209	A26
H18	VSS210	A23
H15	VSS211	A20
H13	VSS212	A20
H10	VSS213	A3
H9	VSS214	
H8	VSS215	
H7	VSS216	
H6	VSS217	
H5	VSS218	
H4	VSS219	
H3	VSS220	
H2	VSS221	
H1	VSS222	
G35	VSS223	
G32	VSS224	
G29	VSS225	
G26	VSS226	
G23	VSS227	
G20	VSS228	
G17	VSS229	
G11	VSS230	
F34	VSS231	
F31	VSS232	
F29	VSS233	

TYCO_2013620-2_IVY BRIDGE

Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR(77) VSS Size: Document Number LA-8131P Date: Friday, January 06, 2012 Sheet 10 of 58	




All VREF traces should have 10 mil trace width

Layout Note:
Place near JDIMM1

Layout Note:
Place near JDIMM1.203,204

<Address: 00>
DIMM_A Reserve H:4.0mm


Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Size	Document Number		Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITOR DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA-8131P		06	
Date: Friday, January 06, 2012				Sheet		11 of 58	





All VREF traces should have 10 mil trace width

- DDR_B_DQS#0[0..7] (6)
- DDR_B_DQS0[0..7] (6)
- DDR_B_DQ[0..63] (6)
- DDR_B_MA[0..15] (6)

Layout Note:
Place near JDIMM2


















Layout Note:
Place near JDIMM2.203, 204




CONFIDENTIAL TO LENOVO

Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title		DDR3 DIMMB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size		Document Number	
				LA-8131P		Rev 06	
				Date		Friday, January 06, 2012	
				Sheet		12 of 58	





8MB+4MB SPI ROM FOR 5M ME(SBA) & Non-share ROM.



BON
 8M:SA000046400 S IC FL 64M EN25Q64-104HIP SOP 8P
 4M:SA00004LI00 S IC FL 32M EN25Q32B-104HIP SOP 8P



Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Compal Electronics, Inc.			PCH (1/9) SATA,HDA,SPI, LPC	
Date: Friday, January 06, 2012			Sheet 13 of 58	





CONFIDENTIAL TO LENOV

Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	PCH (2/8) PCIE, SMBUS, CLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Date	Friday, January 06, 2012	Sheet	14 of 58

Compal Electronics, Inc.
 Document Number: LA-8131P
 Rev: 0.6




Can be left NC when IAMT is not support on the platform



CONFIDENTIAL TO LENOVO

Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	PCH (3/8) DMI,FDI,PM,	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-8131P	Rev 06
Date:	Friday, January 06, 2012	Sheet	15	of 58	

CONFIDENTIAL TO LENOVO






Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	PCH (4/9) LVDS,CRT,DP,HDMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	06
				Date	Friday, January 06, 2012
				Sheet	16 of 58

Compal Electronics, Inc.

Document Number

LA-8131P



R243 1 2 1K 0402 5% PCH_GPIO51















Boot BIOS Strap bit1 BBS1		
BPIO51	BPIO19	Boot BIOS Destination
Bit11	Bit10	
0	1	Reserved
1	0	PCI
1	1	* SPI (Default)
0	0	LPC

R245 1 2 1K 0402 5% PCH_GPIO55

A16 swap override Strap/Top-Block Swap Override jumper

Low=A16 swap override/Top-Block Swap Override enabled
High=Default *



PCI_GNT3#



PCH HM65 config not support USB port 6 & 7.

- USB 3.0
- USB 3.0
- USB 3.0
- CMOS Camera (LVDS)
- USB 2.0
- Mini Card(WLAN/BT)
- FingerPrint
- Mini Card(WWAN)
- Bluetooth Module

OC[0..3] use for EHCI 1
OC[4..7] use for EHCI 2















CONFIDENTIAL - LENOVO

Security Classification		Compal Secret Data		Compal Secret Data	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PCH (5/9) PCI, USB, NVRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	LA-8131P		
Date	Tuesday, January 10, 2012	Sheet	17	of	58

GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
* H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable



GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
* H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable




DMI Termination Voltage

NV_CLB	Set to Vcc when HIGH
	Set to Vss when LOW


CLOSE TO THE BRANCHING POINT

For Edge code setting

PCH_GPIO69	PCH_GPIO38	PCH_GPIO67	Function
0	0	0	Optimus
0	0	1	Reserved
0	1	0	DIS
0	1	1	UMA




CONFIDENTIAL TO LENOVO



This pin can be left as no connect in On-Die VR enabled mode (default).

VCCVRM==>1.5V FOR MOBILE
 VCCVRM==>1.8V FOR DESKTOP
 VCCVRM = 160mA detal waiting for newest spec

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	PCH (7/9) PWR		Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	06
				Custom	LA-8131P	
				Date	Tuesday, January 10, 2012	Sheet 19 of 58



CONFIDENTIAL - LENOVO

Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	PCH (8/9) PWR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
Custom	LA-8131P		Rev	06	
Date:	Friday, January 06, 2012	Sheet	20	of 58	

CONFIDENTIAL TO LENOVO

U3H		U3I	
H5	VSS[0]	AK38	VSS[159]
AA17	VSS[11]	AK4	AY42
AA2	VSS[2]	AK42	AY46
AA3	VSS[3]	AK46	AY8
AA33	VSS[4]	AK6	B11
AA34	VSS[5]	AL16	B15
AB11	VSS[6]	AL17	B19
AB14	VSS[7]	AL2	B23
AB30	VSS[8]	AL21	B27
AB4	VSS[9]	AL22	B31
AB43	VSS[10]	AL26	B35
AB5	VSS[11]	AL27	B39
AB7	VSS[12]	AL31	B7
AC19	VSS[13]	AL33	F45
AC2	VSS[14]	AL34	BB12
AC21	VSS[15]	AL48	BB16
AC24	VSS[16]	AM11	BB20
AC33	VSS[17]	AM14	BB22
AC34	VSS[18]	AM36	BB28
AC48	VSS[19]	AM39	BB30
AD10	VSS[20]	AM43	BB38
AD11	VSS[21]	AM45	BB4
AD12	VSS[22]	AM6	BB46
AD13	VSS[23]	AM7	BC14
AD19	VSS[24]	AN2	BC1
AD24	VSS[25]	AN29	BC2
AD26	VSS[26]	AN3	BC22
AD27	VSS[27]	AN31	BC26
AD34	VSS[28]	AP12	BC32
AD36	VSS[29]	AP19	BC34
AD37	VSS[30]	AP28	BC41
AD38	VSS[31]	AP30	BC42
AD39	VSS[32]	AP32	BC48
AD4	VSS[33]	AP38	BC49
AD40	VSS[34]	AP4	BD5
AD42	VSS[35]	AP42	BE22
AD43	VSS[36]	AP46	BE40
AD45	VSS[37]	AR2	BF10
AD46	VSS[38]	AR48	BF1
AD8	VSS[39]	AT11	BF10
AE2	VSS[40]	AT13	BF12
AE4	VSS[41]	AT18	BF13
AE3	VSS[42]	AT22	BF2
AE10	VSS[43]	AT26	BF21
AE12	VSS[44]	AT28	BF23
AE14	VSS[45]	AT30	BF31
AE16	VSS[46]	AT32	BF38
AE19	VSS[47]	AT34	BF40
AE24	VSS[48]	AT42	BG17
AE26	VSS[49]	AT46	BG21
AE27	VSS[50]	AT7	BG33
AE29	VSS[51]	AU30	BG44
AE31	VSS[52]	AV16	BG8
AE4	VSS[53]	AV20	BH11
AE42	VSS[54]	AV24	BH15
AE46	VSS[55]	AV30	BH17
AE5	VSS[56]	AV38	BH19
AE7	VSS[57]	AV4	H10
AE8	VSS[58]	AV43	BH27
AG19	VSS[59]	AW8	BH31
AG2	VSS[60]	AW14	BH33
AG31	VSS[61]	AW18	BH35
AG48	VSS[62]	AW2	BH39
AH11	VSS[63]	AW22	BH43
AH3	VSS[64]	AW26	BH7
AH36	VSS[65]	AW28	D3
AH39	VSS[66]	AW32	D12
AH40	VSS[67]	AW34	D16
AH42	VSS[68]	AW36	D18
AH46	VSS[69]	AW40	D22
AH7	VSS[70]	AW48	D26
AJ19	VSS[71]	AY11	D30
AJ21	VSS[72]	AY22	D32
AJ24	VSS[73]	AY28	D34
AJ33	VSS[74]		D38
AJ34	VSS[75]		D42
AJ36	VSS[76]		DR
AJ37	VSS[77]		E18
AK12	VSS[78]		E86
AK3	VSS[79]		G18
			G20
			G28
			G36
			G48
			H12
			H18
			H22
			H24
			H26
			H30
			H32
			H34
			F3
			VSS[258]
			VSS[259]
			VSS[260]
			VSS[261]
			VSS[262]
			VSS[263]
			VSS[264]
			VSS[265]
			VSS[266]
			VSS[267]
			VSS[268]
			VSS[269]
			VSS[270]
			VSS[271]
			VSS[272]
			VSS[273]
			VSS[274]
			VSS[275]
			VSS[276]
			VSS[277]
			VSS[278]
			VSS[279]
			VSS[280]
			VSS[281]
			VSS[282]
			VSS[283]
			VSS[284]
			VSS[285]
			VSS[286]
			VSS[287]
			VSS[288]
			VSS[289]
			VSS[290]
			VSS[291]
			VSS[292]
			VSS[293]
			VSS[294]
			VSS[295]
			VSS[296]
			VSS[297]
			VSS[298]
			VSS[299]
			VSS[300]
			VSS[301]
			VSS[302]
			VSS[303]
			VSS[304]
			VSS[305]
			VSS[306]
			VSS[307]
			VSS[308]
			VSS[309]
			VSS[310]
			VSS[311]
			VSS[312]
			VSS[313]
			VSS[314]
			VSS[315]
			VSS[316]
			VSS[317]
			VSS[318]
			VSS[319]
			VSS[320]
			VSS[321]
			VSS[322]
			VSS[323]
			VSS[324]
			VSS[325]
			VSS[326]
			VSS[327]
			VSS[328]
			VSS[329]
			VSS[330]
			VSS[331]
			VSS[332]
			VSS[333]
			VSS[334]
			VSS[335]
			VSS[337]
			VSS[338]
			VSS[340]
			VSS[342]
			VSS[343]
			VSS[344]
			VSS[345]
			VSS[346]
			VSS[347]
			VSS[348]
			VSS[349]
			VSS[350]
			VSS[351]
			VSS[352]
			VSS[353]
			VSS[354]
			VSS[355]
			VSS[356]
			VSS[357]
			VSS[358]

PANTHER-POINT_FCBGA989

PANTHER-POINT_FCBGA989

Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size		Document Number	
		Date		LA-8131P	
		Friday, January 06, 2012		Rev 06	
		Sheet 21 of 58			

- (4) PCIE_CTX_GRX_N[0..15] \Rightarrow PCIE_CTX_GRX_N[0..15]
- (4) PCIE_CTX_GRX_P[0..15] \Rightarrow PCIE_CTX_GRX_P[0..15]
- (4) PCIE_CRX_GTX_N[0..15] \Rightarrow PCIE_CRX_GTX_N[0..15]
- (4) PCIE_CRX_GTX_P[0..15] \Rightarrow PCIE_CRX_GTX_P[0..15]

DIS@							
PCIE_CRX_GTX_P0	C1401	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N0	C1402	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P1	C1403	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N1	C1404	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P2	C1405	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N2	C1406	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P3	C1407	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N3	C1408	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P4	C1410	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N4	C1411	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P5	C1412	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N5	C1413	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P6	C1414	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N6	C1415	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P7	C1416	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N7	C1417	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P8	C1418	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N8	C1419	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P9	C1420	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N9	C1421	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P10	C1422	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N10	C1423	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P11	C1424	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N11	C1425	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P12	C1426	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N12	C1427	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P13	C1428	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N13	C1429	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P14	C1430	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N14	C1431	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_P15	C1432	DIS@	1	2	0.1U	0.40Z	10V7K
PCIE_CRX_GTX_N15	C1433	DIS@	1	2	0.1U	0.40Z	10V7K

Differential signal



U1401A							
PCIE_CTX_GRX_P0	AN12	PEX_RX0					
PCIE_CTX_GRX_N0	AN12	PEX_RX0_N					
PCIE_CTX_GRX_P1	AN14	PEX_RX1					
PCIE_CTX_GRX_N1	AN14	PEX_RX1_N					
PCIE_CTX_GRX_P2	AP14	PEX_RX2					
PCIE_CTX_GRX_N2	AP14	PEX_RX2_N					
PCIE_CTX_GRX_P3	AN15	PEX_RX3					
PCIE_CTX_GRX_N3	AN15	PEX_RX3_N					
PCIE_CTX_GRX_P4	AN17	PEX_RX4					
PCIE_CTX_GRX_N4	AN17	PEX_RX4_N					
PCIE_CTX_GRX_P5	AP17	PEX_RX5					
PCIE_CTX_GRX_N5	AP17	PEX_RX5_N					
PCIE_CTX_GRX_P6	AP18	PEX_RX6					
PCIE_CTX_GRX_N6	AP18	PEX_RX6_N					
PCIE_CTX_GRX_P7	AN20	PEX_RX7					
PCIE_CTX_GRX_N7	AN20	PEX_RX7_N					
PCIE_CTX_GRX_P8	AP20	PEX_RX8					
PCIE_CTX_GRX_N8	AP20	PEX_RX8_N					
PCIE_CTX_GRX_P9	AN21	PEX_RX9					
PCIE_CTX_GRX_N9	AN21	PEX_RX9_N					
PCIE_CTX_GRX_P10	AN23	PEX_RX10					
PCIE_CTX_GRX_N10	AN23	PEX_RX10_N					
PCIE_CTX_GRX_P11	AP23	PEX_RX11					
PCIE_CTX_GRX_N11	AP23	PEX_RX11_N					
PCIE_CTX_GRX_P12	AN24	PEX_RX12					
PCIE_CTX_GRX_N12	AN24	PEX_RX12_N					
PCIE_CTX_GRX_P13	AN26	PEX_RX13					
PCIE_CTX_GRX_N13	AN26	PEX_RX13_N					
PCIE_CTX_GRX_P14	AP26	PEX_RX14					
PCIE_CTX_GRX_N14	AP26	PEX_RX14_N					
PCIE_CTX_GRX_P15	AN27	PEX_RX15					
PCIE_CTX_GRX_N15	AN27	PEX_RX15_N					

GPIO							
GPIO0	P6	GPU_VID4					
GPIO1	M3	GPU_VID3					
GPIO2	L6	VGA_BL_PWM					
GPIO3	P5	VGA_ENVDD	R1429	2	0.040Z	5%	
GPIO4	L7	GPU_VID1					
GPIO5	M7	GPU_VID2					
GPIO6	N8	GPU_VID2					
GPIO7	M1	OVERT#					
GPIO8	M2	THERM#_VGA					
GPIO9	L1	GPU_VIDO					
GPIO10	N3	VGA_GPIO12	D2414	2	1	VGA_AC_DET	
GPIO11	M4	GPU_VID5					
GPIO12	M4	GPU_VID5					
GPIO13	M4	GPU_VID5					
GPIO14	P2	VGA_GPIO15	RB751V-40_S0D323-2	DIS@			
GPIO15	R8	VGA_GPIO16	R1430	2	0.040Z	5%	
GPIO16	R1	DPRSLPVR_VGA					
GPIO17	R1	DPRSLPVR_VGA					
GPIO18	P3	DPRSLPVR_VGA					
GPIO19	P4	DPRSLPVR_VGA					
GPIO20	P1	DPRSLPVR_VGA					
GPIO21	P1	DPRSLPVR_VGA					

DACs




DACs							
DACA_RED	AK9	DACA_GREEN	AL10	DACA_BLUE	AL9		
DACA_HSYNC	AN0	DACA_VSYNC	AN0				
DACA_VDD	AG10	DACA_VREF	AP9	DACA_RSET	AP8		
I2CA_SCL	R4	I2CA_SDA	R5				
I2CB_SCL	R6	I2CB_SDA	R7				
I2CC_SCL	R2	I2CC_SDA	R3				
I2CS_SCL	T4	I2CS_SDA	T3				

CLK

CLK							
PLLVD	AD8	+PLLVD	R1428	2	0.040Z	5%	
SP_PLLVD	A68	45mA					
VID_PLLVD	AD7	45mA					
XTAL_IN	H3	XTALIN	R1433	1	DIS@		
XTAL_OUT	H2	XTALOUT	R1435	1	DIS@		
XTAL_OUTBUFF	J4	XTALOUT	R1433	1	DIS@		
XTAL_SIN	J1	XTALSSIN	R1435	1	DIS@		


Internal Thermal Sensor

N13P-PES-A1_FCBGA908							
SA000056B30	S	IC	N13M-GE1-B-A1	FCBGA	908P	GPU	A39
SA000051A40	S	IC	N13P-GL-A1	FCBGA	908P	GPU	A39




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	N13X-PCIE/DAC/GPIO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Sheet	Date	Friday, January 06, 2012	Rev	06
				LA-8131P	22 of 58

CONFIDENTIAL TO LENOVO




Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc. N13X-LVDS/HDMI/DP/THM Size Custom Document Number LA-8131P Date: Friday, January 06, 2012 Sheet 23 of 58	
Rev	06			




U1401E Part5 of 7	U1401E
AA27	FBVDDQ_0
AA30	FBVDDQ_1
AB07	FBVDDQ_2
AB33	FBVDDQ_3
AC27	FBVDDQ_4
AD27	FBVDDQ_5
AE27	FBVDDQ_6
AG27	FBVDDQ_8
B13	FBVDDQ_9
B16	FBVDDQ_10
B19	FBVDDQ_11
E14	FBVDDQ_12
E18	FBVDDQ_13
E19	FBVDDQ_14
H10	FBVDDQ_15
H11	FBVDDQ_17
H12	FBVDDQ_18
H13	FBVDDQ_16
H14	FBVDDQ_19
H15	FBVDDQ_20
H16	FBVDDQ_21
H18	FBVDDQ_22
H19	FBVDDQ_23
H20	FBVDDQ_24
H21	FBVDDQ_25
H22	FBVDDQ_26
H23	FBVDDQ_27
H24	FBVDDQ_28
H8	FBVDDQ_29
H9	FBVDDQ_30
L27	FBVDDQ_31
M27	FBVDDQ_32
N27	FBVDDQ_33
P27	FBVDDQ_34
R27	FBVDDQ_35
T27	FBVDDQ_36
T30	FBVDDQ_37
T33	FBVDDQ_38
V27	FBVDDQ_39
W27	FBVDDQ_40
W30	FBVDDQ_41
W33	FBVDDQ_42
Y27	FBVDDQ_43

rise 1.5v system source voltage to 1.55-1.57V






CALIBRATION PIN	DDR 3
FB_CAL_x_PD_VDDQ	40.2Ohm
FB_CAL_x_PU_GND	42.2Ohm
FB_CAL_x_TERM_GND	51.1Ohm




POWER



+1.5V to +1.5VS_VGA

+3VS to +3VS_VGA





NV Recommended Power On Sequencing Order

X=A and B
Y=C,D,E and F




CONFIDENTIAL TO LENOVO

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	N13X-VGA CORE, GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	LA-8131P
Date	Friday, January 06, 2012	Sheet	25	Rev	06



Mode D - Mirror Mode Mapping


Address	DATA Bus
0..3	32..63
FbCx_CMD0	CS0#_L
FbCx_CMD1	ODT_L
FbCx_CMD2	ODT_L
FbCx_CMD3	CKE_L
FbCx_CMD4	A14 A14
FbCx_CMD5	RST RST
FbCx_CMD6	A9 A9
FbCx_CMD7	A7 A7
FbCx_CMD8	A2 A2
FbCx_CMD9	A0 A0
FbCx_CMD10	A4 A4
FbCx_CMD11	A1 A1
FbCx_CMD12	BA0 BA0
FbCx_CMD13	WE# WE#
FbCx_CMD14	A15 A15
FbCx_CMD15	CAS# CAS#
FbCx_CMD16	CS0#_H
FbCx_CMD17	
FbCx_CMD18	ODT_H
FbCx_CMD19	CKE_H
FbCx_CMD20	A13 A13
FbCx_CMD21	A8 A8
FbCx_CMD22	A6 A6
FbCx_CMD23	A11 A11
FbCx_CMD24	A5 A5
FbCx_CMD25	A3 A3
FbCx_CMD26	BA2 BA2
FbCx_CMD27	BA1 BA1
FbCx_CMD28	A12 A12
FbCx_CMD29	A10 A10
FbCx_CMD30	RAS# RAS#



Security Classification	Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Custom	Document Number	LA-8131P	
Date	Friday, January 06, 2012	Sheet	26	of 58



Memory Partition A - Lower 32 bits

- FBA_MA[15..0] (26,28)
- FBA_BA[2..0] (26,28)
- FBA_D[0..63] (26,28)
- FBA_DOM[7..0] (26,28)
- FBA_DQS[7..0] (26,28)
- FBA_DQS#[7..0] (26,28)





Mode D - Mirror Mode Mapping


Address	DATA Bus	
	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#



Memory Partition A - Upper 32 bits



Group4 (IN1)
Group5 (TOP)



Group7 (IN3)
Group6 (BOT)

- FBA_D[0..63] (26,27)
- FBA_MA[15..0] (26,27)
- FBA_BA[2..0] (26,27)
- FBA_DQM[7..0] (26,27)
- FBA_DQS[7..0] (26,27)
- FBA_DQS#[7..0] (26,27)

Mode D - Mirror Mode Mapping

Address	DATA Bus	
0..31	32..63	
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16	CS0#_H	
FBx_CMD17		
FBx_CMD18	ODT_H	
FBx_CMD19	CKE_H	
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#

CONFIDENTIAL





Memory Partition C - Lower 32 bits

- FBC_D[0..63] (26,30)
- FBC_MA[15..0] (26,30)
- FBC_BA[2..0] (26,30)
- FBC_DQM[7..0] (26,30)
- FBC_DQS[7..0] (26,30)
- FBC_DQS# [7..0] (26,30)

CONFIDENTIAL TO LENOVO


Mode D - Mirror Mode Mapping

	DATA Bus	
Address	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#



Memory Partition C - Upper 32 bits



- FBC_D[0..63] (26,29)
- FBC_MA[15..0] (26,29)
- FBC_BA[2..0] (26,29)
- FBC_DOM[7..0] (26,29)
- FBC_DQS[7..0] (26,29)
- FBC_DQS# [7..0] (26,29)





CONFIDENTIAL LENOVO

Mode D - Mirror Mode Mapping

Address	DATA Bus	
0..31	32..63	
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16	CS0#_H	
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#



CONFIDENTIAL LENOVO



Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SUB_VENDOR	
0	No VBIOS ROM
1	BIOS ROM is present (Default)

3GIO_PADCFG	
3GIO_PADCFG[3:0]	
0110	Notebook Default

XCLK_417	
0	277MHz (Default)
1	Reserved

FB_OBAR_SIZE	
Reserved	
1	Reserved
2	256MB (Default)
3	Reserved

SLOT_CLK_CFG	
0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

USER Straps	
User[3:0]	
1000-1100	Customer defined

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)





VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)

GPU	FB Memory gDDR3	ROM_SO	ROM_SCLK	ROM_SI	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N13P-GL	Samsung 900MHz K4W1G1646G-BC11 64Mx16	PD 10K	PD 15K	PD 20K	PU 45K	PD 45K	PU 10K PU 45K(ES)	NC	NC
	Hynix 900MHz H5TQ1G63DFR-11C 64Mx16	PD 10K	PD 15K	PD 15K	PU 45K	PD 45K	PU 10K PU 45K(ES)	NC	NC
	Samsung 900MHz K4W2G1646C-HC11 128Mx16	PD 10K	PD 15K	PD 45K	PU 45K	PD 45K	PU 10K PU 45K(ES)	NC	NC
	Hynix 900MHz H5TQ2G63BFR-11C 128Mx16	PD 10K	PD 15K	PD 35K	PU 45K	PD 45K	PU 10K PU 45K(ES)	NC	NC

GPU	FB Memory gDDR3	ROM_SO	ROM_SCLK	ROM_SI	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N13M-GE1	Samsung 900MHz K4W1G1646G-BC11 64Mx16	PD 30K	PU 5K	PD 20K	PU 45K	PD 35K	PU 5K	PD 5K	PD 10K
	Hynix 900MHz H5TQ1G63DFR-11C 64Mx16	PD 30K	PU 5K	PD 15K	PU 45K	PD 35K	PU 5K	PD 5K	PD 10K
	Samsung 900MHz K4W2G1646C-HC11 128Mx16	PD 30K	PU 5K	PD 45K	PU 45K	PD 35K	PU 5K	PD 5K	PD 10K
	Hynix 900MHz H5TQ2G63BFR-11C 128Mx16	PD 30K	PU 5K	PD 35K	PU 45K	PD 35K	PU 5K	PD 5K	PD 10K

9/27
from 15K to 5K


LCD POWER CIRCUIT




A LOGO RED LIGHT
CMOS

LCD/LED PANEL Conn.

PN:SP01000XE00




CMOS Camera Conn



CONFIDENTIAL TO LENOVO





Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	LVDS Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-8131P	Rev
				Date	Friday, January 06, 2012
				Sheet	32 of 58



- (16) DAC_RED
- (16) DAC_GRN
- (16) DAC_BLU

- (16) CRT_HSYNC






- (16) CRT_VSYNC



Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	S20 Custom		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date		Tuesday, January 10, 2012	
				Sheet		33 of 58	
				Rev		06	
				Date		Tuesday, January 10, 2012	
				Sheet		33 of 58	
				Rev		06	
				Date		Tuesday, January 10, 2012	
				Sheet		33 of 58	
				Rev		06	




CONFIDENTIAL

LENOVO




Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	HDMI Connector			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.							
S20 Custom	Document Number			LA-8131P		Rev 0.6	
Date:	Tuesday, January 10, 2012			Sheet 34		of 58	

CX20671
 High Definition Audio Codec SoC
 With Integrated Class-D Stereo
 Amplifier.
 An integrated 5 V to 3.3 V Low-dropout
 voltage regulator (LDO).
 An integrated 3.3 V to 1.8V Low-dropout
 voltage regulator (LDO).



Layout Note: Path from +5VS to Pin12,
 Pin15 must be very low
 resistance (<0.01 ohms)
 To support Wake-on-Jack or Wake-on-Ring, the CODEC
 VAUX_3.3 & VDD_IO pins must be powered by a rail that
 is not removed unless AC power is removed.
 *DSH page42 has more detail.




10K only needed if supply to VAUX_3.3
 is removed during system re-start.
 EAPD active low
 0=power down ex AMP
 1=power up ex AMP

CONFIDENTIAL

Sense resistors must be
 connected same power
 that is used for
 VAUX_3.3


Changed from 6.4ohm to 15ohm
 for "zi" noise.



Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	HD Audio Codec CX20671	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETED DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc. Size: 8.5x11 Document Number: LA-8131P Date: Tuesday, January 10, 2012 Sheet: 35 of 58	

SATA HDD CONN.


PN:DC010004C00



Pin 18 to GND for Gen 3

Card Reader CONN.


PN:SP01001BF00



10/06
change PN to SP02000H810
footprint: ACES_87213-1400G_14P


SATA ODD CONN.

PN:SP01000TU10
















for Edge 14''

APS G-Sensor



Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	HDD/ODD/Card reader/G-Sensor		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-8131P	06
				Date	Friday, January 06, 2012	Sheet 36 of 58


USB 3.0 Conn.



CONFIDENTIAL TO LENOVO

Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	USB 3.0 Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
Date:	Friday, January 06, 2012	Sheet	37	LA-8131P	
					Rev 0.6


INT_KBD Conn.



CONN PIN define need double check

Reserve for ESD.


PN:SP01000YH00




M1(Left BUTTON)
M2(Center BUTTON)
M3(Right BUTTON)

CONN@

Click pad PN:SP01001AL00




Track point PN:SP01001CH00




PN: SCA00000U10 X 2

Fintek thermal sensor placed near by TOP DDR3




2nd source
SA000029210-->EMC1403-2-AIZL-TR



REMOTE1,2+/-:
Trace width/space:10/10 mil
Trace length:<8"


FAN CONN.



PN:SP02000U900


Audio Board

PN:SP011108040




Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	KB/TP/Thermal Sensor/Audio	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-8131P
				Date	Friday, January 06, 2012
				Sheet	39 of 58


Power Button




Power Button CONN.




Finger Print Board




TPM



Debug Conn.




RJ45 Board




CONFIDENTIAL TO LENOVO

Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Size	Document Number	Rev	06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date		Tuesday, January 10, 2012	
				Sheet		40 of 58	




Vcc	3.3V +/- 5%				
R2210	100K +/- 1%	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max	Phase
0	0K +/- 5%	0 V	0 V	0 V	SVT
1	4.7K +/- 5%	0.141 V	0.148 V	0.155 V	SIT2
2	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	SIT1
3	18K +/- 5%	0.436 V	0.513 V	0.538 V	FVT
4	33K +/- 5%	0.712 V	0.819 V	0.875 V	SDV

SD028330280	S RES	1/16W	33K	+/-5%	0.402
SD028180280	S RES	1/16W	18K	-5%	0.402
SD028820180	S RES	1/16W	8.2K	+5%	0.402
SD028470180	S RES	1/16W	4.7K	+5%	0.402




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title
				EC ENE-KB9012
				Rev 06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Friday, January 08, 2012
				Sheet 41 of 58


+5VALW TO +5VS






+3VALW TO +3VALW(PCH AUX Power)



+3VALW TO +3VS




+1.5V to +1.5VS




Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	LA-8131P		Rev
Date:	Tuesday, January 10, 2012	Sheet	42	of	58

CONFIDENTIAL TO LENOVO




RTC
 RTCRST
 EC_111 pin
 EC_ON
 MAINPWON
 +5VALW
 +3VALW/VCCDSW
 ON/OFF#
 EC_RSMRST#
 PBTN_OUT#
 SLP_S5#
 SLP_S4#
 SYSON
 SYSON
 PCH_SLPA#
 M_PWR_ON
 +3VM
 +1.05VM
 PCH_APWROK
 SLP_S3#
 SUSP#
 +1.5V_CPU_VDDQ
 +1.8VS
 +5VS
 +3VS
 +1.5VS
 +0.75VS
 +V1.05VS (VCCP)
 VCCSW
 SA_GOOD
 VR_ON
 PCH_POK
 PCH_CLKOUT
 DRAMPWROK
 H_CPUPWRGD
 CPU_VID
 CPU_CORE
 VGATE
 SYS_PWROK
 BUF_PLT_RST#
 SPI
 DMI





CONFIDENTIAL TO LENOVO


Security Classification		Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Size	Document Number	Rev	06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	LA-8131P	Date:	Friday, January 06, 2012
				Sheet	43	of	58



Precharge detector
15.97V/14.84V FOR
ADAPTOR



Vin Detector
Min. typ. Max.
L-->H 17.430V 17.901V 18.384V
H-->L 16.976V 17.262V 17.728V




ACIN

Precharge detector			
	Min.	typ.	Max.
L-->H	14.991V	15.381V	15.782V
H-->L	13.860V	14.247V	14.621V

BATT ONLY

Precharge detector			
	Min.	typ.	Max.
L-->H	7.196V	7.349V	7.505V
H-->L	6.138V	6.214V	6.056V



2011_0728 del PR130 and +3VPR
add PR? 1K_0603_5%
change place for R132,R133, +CHGRTCP,PD107

2011_0808 PU102 change
form SA00001PE00(APL5156-33DI-TRL)
to SA00002E280(BIT3021A-ST9)






2011_1005 del PD107,PR134,JRTCL
移到HW

2011_1005 PQ105 change
form SB000006800(2N7002W T/R7 1N SOT-323)
to SB000009800(2N7002KW 1N SOT323-3)

Security Classification	Compal Secret Data	
Issued Date	2011/07/12	Deciphered Date
		2012/07/01


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
PWR DCIN / Vin Detector /Pre-charge			
Title	Document Number	Rev	
	LA-8133P	0.6	
Date:	Friday, January 06, 2012	Sheet	44 of 58




PH1 under CPU bottom side :
 CPU thermal protection at 93 +-3 degree C
 Recovery at 56 +-3 degree C

For KB930 --> Keep PU201 circuit
 (Vth = 1.25V)
 For KB9012 (Red square) --> Remove PU201 circuit, but keep PR206
 PH201, PR205, PR211, POC201, PR208, PR212



Security Classification	Compal Secret Data	
Issued Date	2011/07/12	Deciphered Date
		2012/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
PWR-BATTERY CONN/OTP		
Title	Size	Rev
Customer	Document Number	0.6
LA-8133P		
Date:	Tuesday, January 10, 2012	Sheet 45 of 58



Need EC write ChargeOption() bit[8]=1

CHGVADJ=(Vcell-4)/0.10627	
Vcell	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V


CC=0.25A-3A	
IREF=1.016*Icharge	
IREF=0.254V~3.048V	
VCHLIM need over 95mV	

LENVO CONFIDENTIAL

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title
				CHARGER
				LA-8133P
				Rev 0.6
				Date: Friday, January 06, 2012 Sheet 46 of 58

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Note:
 Use TPS51125 IC can remove RTC referenece LDO
 Use TPS51427 IC must keep RTC referenece LDO




+3.3VALWP OCP(min)=5.81A
 +5VALWP OCP(min)=8.44A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date:	Friday, January 06, 2012
				Sheet	47 of 58
				Rev	0.6
				LA-8133P	

(41,42) SYSON



(9,24,41,42,46,50,51) SUSP#



LENOVO CONFIDENTIAL TO LENOVO

Security Classification	Compal Secret Data		
Issued Date	2011/07/12	Deciphered Date	2012/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.		
Title	PWR-+1.5VP/+1.8VSP	
Size	Document Number	Rev
Custom	LA-8133P	0.6
Date:	Friday, January 06, 2012	Sheet 48 of 58

+1.5VP
+1.5VP OCP(min)=15.6A

1.8VSP max current=4A

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

output voltage adjustable network



+VCCSAP
TDC 4.2A
Peak Current 6A
OCP current 7.2A

The 1k PD on the VCCSA VIDs are empty. These should be stuffed to ensure that VCCSA VID is 00 prior to VCCIO stability.

2011_0818 change VCCSA of enable name

2011_0826 add for EMI

2011_0826 mount for EMI


2011_0829 del PC606 (220_0805_6.3V6M)

2011_1012 PC607 PC610 mount for RF

2011_0801 del +V1.05S_VCCPP circuit

CONFIDENTIAL

CONFIDENTIAL



2011_1119
Change PR702 to 49.9K (SD034499280)
from 0 (SD028000080)

2011_0801 JP701 size form
43x118 change to 43x39

2011_1127 PU701
Change from SA00002XR00 to SA00002XR10

2011_1005 PQ701 change
form SB000006800
(2N7002W T/R7 1N SOT-323)
to SB000009Q80
(2N7002KW 1N SOT323-3)

2011_0801 del P705 and "+V1.05S_VCCP"
Ivy Bridge CPU ES2 Using

2011_1127
Change PC711 from Sanyo SF000000S80
to panasonic SF000000I80

+1.05VS_VCCPP OCP(min)=20.75A

2011_0926
change part
to TPC8065
del PR705

2011_0801 mount
PR704, PR706

2011_0829 PU702 PN error, change
2011_1129 Change 2.2

2011_0826 add
for EMI

(49) 1.05VS_VCCP_PWRGOOD

(9,24,41,42,46,48,51) SUSP#

2011_1202
PR708 change from 0 to 60.4K
PC713 mount

2011_1007 PR712
form 88.7K change to 75K

2011_1005 PQ805 change
form SB00000Q600(TPCA8059-H_PPAK56-8-5)
to SB00000Q400(TPCA8057-H_PPAK56-8-5)


2011_0815 PC1166, PC1167
PC1168 change place
form "+1.05VS"
to "+1.05VS_VCCPP"

2011_1007 PL701
form SH000004S00(S COIL 1.0UH +-20% PCMC104T-
1R0MN 20A) change to SH00000CN00(S COIL 1UH +-
20% MMD-10DZ-1R0M-X1A 18A)

2011_1005 PC1167, PC1168
change to 330U_2V_R9M



CONFIDENTIAL TO LENOVO

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PWR +1.05VS_VCCPP/+0.75VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	LA-8133P		Rev	0.6
Custom	Date:	Friday, January 06, 2012	Sheet	50	of 58



(24) DGPU_PWROK# (9,24,42,50) SUSP

Confirm with HW



Layout Note:
Place near Phase1 Choke

For N13M-GB1 (N13M without turbo)
 PR804, PR812, PC823, PC848, PC849, PR832,
 PC831, PC802, PC801, PC802, PC814, PR814,
 PC805, PC803, PR808, PR809, PR810, PC807,
 PC804
 POP: PR815, PC803
 PR816 -> 120K (SD034120380)
 PR820 -> 1.69K (SD00002B80)
 PR822 -> 22K (SD034220280)
 PR837 -> 86K (SD03486080)
 PC858 -> 0.1uF (SB026104M80)
 PC859 -> 0.069uF (SB026638B80)
 PR850 -> 22.1K (SD034221280)


Security Classification		Compal Secret Data	
Issued Date	2011/07/12	Deciphered Date	2012/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

2011_0830
PC901, PC905, PR901, PR903, PR904 mount

2011_1119
Change PC901, PC905 to 0.033u (SE076333K80)
from 0.033u (SE076333KN0)


2011_0829
PC909
change part

- 2011_1007 for function test
1. modify PR903 form 1.21k to 8.2k,
2. PC905 form 4700p to 33n,
3. PC901 form 680p to 33n,
4. PR904 form 10.7k to 806,
5. PC907 form 330p to 560p
6. PC909 form 3300p to 1500p
7. PC904 form 330p to 820p
8. PR911 form 63.4k to 66.5k
9. PR942 form 4.32k to 6.04k
10. PC927 form 3300p to 2200p
11. PC934 330p to 820p




Security Classification	Compal Secret Data	
Issued Date	2011/07/12	Deciphered Date
		2012/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title		
PWR-CPU_CORE1		
Size	Document Number	Rev
Custom	IA-8133P	0.6
Date:	Friday, January 06, 2012	Sheet 52 of 58



QC 45W CPU
VID1=1.05V
IccMax=94A
Icc_Dyn=66A
Icc_TDC=52A
R_LL=1.9m ohm
OCP-110A



DC 35W CPU
VID1=1.05V
IccMax=53A
Icc_Dyn=43A
Icc_TDC=36A
R_LL=1.9m ohm
OCP-65A



QC 45W GT2
VID1=1.23V
IccMax=46A
Icc_Dyn=37A
Icc_TDC=38A
R_LL=3.9m ohm
OCP-55A


DC 35W GT2
VID1=1.23V
IccMax=33A
Icc_Dyn=20.2A
Icc_TDC=21.5A
R_LL=3.9m ohm
OCP-40A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-CPU CORE2
Size	Document Number	Rev	LA-8133P	
Date	Friday, January 06, 2012	Sheet	53	of 58



Below is 458544_CRV_PDDG_0.5 Table 5-8.


Socket Bottom	5 x 22 μ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 μ F (0805) 2 x (0805) no-stuff sites



CONFIDENTIAL

Security Classification		Compal Secret Data		Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR - PROCESSOR DECOUPLING	
Size	Document Number	Date		Sheet	Rev
	LA-8131P	Friday, January 06, 2012		54	0.6
				of	58

2011_0923 JUMP form 43X79 change to 43X79



LENOVO CONFIDENTIAL TO LENOVO

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PWR-+1.05VMP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	Document Number
Date:	Friday, January 06, 2012	Sheet	55	of	58

LENOVO CONFIDENTIAL TO LENOVO

Security Classification	Compal Secret Data			Title	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	PWR-Thermal Protect	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	0.6
				Document Number	LA-8131P
Date:				Friday, January 06, 2012	Sheet 56 of 58

Version change list (P.I.R. List)


Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

LENOVO CONFIDENTIAL TO LENOVO

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				PIR (PWR)	
				Size	Document Number
	Custom	LA-8133P	0.6		
Date:	Friday, January 06, 2012	Sheet	57	of	58

Version Change List (P.I.R. List)

Phase	Date	No.	BOM	Sch	Layout	Description	function
	2011/09/13	No1		v	v	Add C2325,C2326,C2327,C2328,C2329,R2319,R2324,Q2312	Add SBA function (+3VM) power
	2011/09/15	No2		v		Del Q2305	Del SYSYON#
	2011/09/15	No3		v		Add EC pin 119(M_PWR_ON) for SBA function	Add SBA function
	2011/09/15	No4		v		Add EC pin 120(PCH_SLP#) from PCH to EC for SBA function	Add SBA function
	2011/09/15	No5		v		Add EC pin72 (Muxless_STAT) for GPU STAT	Add Muxless_STAT function
	2011/09/15	No6		v		Del PR310, PR311, PR312, PR313, net name:"H_PROCHOT#", +3VALW.	PWR-CHARGER-BQ24727
	2011/09/15	No7	v			mount PC832	
	2011/09/15	No8		v	v	Add R2482,Q2404,C2509,R2481,R2485,Q2400,R2483,C2501	AOAC Function
	2011/09/15	No9		v	v	change net name BT_OFF# to BT_ON# and change PCH EN GPIO from GPIO34 to GPIO36 R280 from @ to mount,R282 from mount to @	BT Function
	2011/09/15	No10		v	v	change net name(Mini-Express) from BT_OFF# to WLBT_OFF# PCH EN GPIO change to GPIO34	BT Function
	2011/09/19	No11		v	v	change +3VS_WLAN net name to +3VS_AOAC change +3VS_WWAN net name to +3VS_AOAC	AOAC Function
	2011/09/19	No12		v	v	Del R1010 for LVDS CONN plug high voltage	LVDS CONN
	2011/09/19	No13		v	v	R1102,R1104,R1105 from @ to mount fix MIC(ECR97236)issue	MIC function
	2011/09/19	No14		v	v	Add R2470 for 80 port function	80 port function
	2011/09/19	No15		v	v	Del R2476 Add Q2405	BT Function
	2011/09/20	No16		v	v	Add power schematic 9/15 again modify RF PC423, PC425, PC519, PC620, PC717, PC873, PC874, PC874, PC874, PC518, PC1017, PC1018, PC1019, PC422, PC516, PC517 modify POWER在VGA的PWM IC 加的零件PR869, PR870	
	2011/09/22	No17		v	v	Add U10, C589, C645 for TPM function	TPM function
	2011/09/22	No18		v	v	Add R110, R112 for SPI POWER choose(SBA function)	
	2011/09/23	No19		v	v	modify power page 44-57(PJ1201 JUMP form 43X79 change to 43X79)	
	2011/09/26	No20		v	v	change CPU footprint from TYCO_2013620-2_989P-T to TYCO_2013620-2_989P-T-A39 change PCH footprint from PANTHER-POINT_FCBGA_989P-T to PANTHER-POINT_FCBGA_989P-T-A39 change GPU footprint N13P-PES-A1_FCBGA_908P to N13P-PES-A1_FCBGA_908P-A39 change VRAM footprint K4W1G1646E-HC12_FBGA_96P to K4W1G1646E-HC12_FBGA_96P-A39	
	2011/09/26	No21		v	v	change PCH_GPIO24(R288) pull up to +3V_PCH	
	2011/09/26	No22		v	v	change P18 (R311,R330,R286,R329) for UMA and Optimus memon	
	2011/09/26	No23		v	v	change net name PCH_THRMTRIP#_R to VGA_THRMTRIP#	
	2011/09/26	No24		v	v	PQ702 change to TPC8065, Del PR705 PQ1001, PQ1002, PQ1005 change to TPC8065, Del PR1001, PR1002, PR1007	
	2011/09/26	No25		v	v	p43 change Q2304 dual channel 2n7002 to single channel Q2304, Q2305(Q2305 @) p43 change Q2306 dual channel 2n7002 to single channel Q2306, Q2311(Q2311 @)	
	2011/09/27	No27	v			modify EC Board ID R2213 to 18K	
	2011/09/27	No28		v	v	net name CX_GPIO0 connect to U101 pin 38	
	2011/09/27	No29		v	v	Add C2152, C2153, D2113 for ESD	
	2011/09/27	No30		v	v	change NVIDIA N13M ROM_SCLK from 15K PU to 5K PU	
	2011/09/27	No31		v	v	change ESD part D2401, D2403, D2405 power from +5VALW to +USB VCCA	
	2011/09/27	No32		v	v	Add C2108 for GPU_CLKREQA	
	2011/09/27	No33		v	v	Add Q2406 , modify R2401, Change PCH_GPIO19 to ODD_DET#, for zero power ODD	
	2011/09/27	No34		v	v	change WLBT_OFF# to PCH_GPIO34	
	2011/09/27	No35		v	v	change PCH_GPIO34 to WLBT_OFF#(mini card pin5)	
	2011/09/27	No36		v	v	change BT_ON# connect to WLBT_OFF#(mini card pin51)	
	2011/09/28	No37		v	v	C76 , R1123 , c1131 , R2201, C2209 C84, C85 from @ to mount for RF team	
	2011/09/29	No38		v	v	R1529 change to 15K	
	2011/09/29	No39		v	v	Add CONN JDB3 fo debug	
	2011/09/29	No40		v	v	Add R2460, R2438, R2471, R2472, R2475, R2476 for #S8520B	
	2011/09/29	No41		v	v	change D2403 , D2401 power to +USB_VCC and del D2403 , D2401, D2405 Pin3 net	
	2011/09/29	No42		v	v	change power schematic del PC606 (22U_0805_6.3V6M) PR855: l net change form +VGA_CON# to +VGA_OREF PR827 mount change to @ (non-mount) PR839 for 47Kohm change to 147Kohm PR103 for 0ohm change to 100ohm PC1166 non-mount, PC1173 non-mount, PC1158 non-mount	
	2011/09/29	No44		v	v	Add Q2313, C2306, C2307, C2308, R2318, R2320, R2320, C2322 for +3V_PCH change CRT CONN to DCC0109231(footprint pin modify) Add PR954, PR955	
	2011/09/29	No45		v	v	del H16, H2 change Q2304, Q2305 to Q2304 modify HTH H11, H18 , H21 Del T10 For SUS_STAT(SLP_S3# 走不出来)	
	2011/10/04	No46		v	v	del R352, R353 for SATA re-drive PS-8131B change net name from WLBT_OFF to WLBT_OFF_5# modify PCH_GPIO34 connect to BT_ON# for BT module modify PCH_GPIO36 from BT_ON# connect to WLBT_OFF_51# for mini card BT combo module change Q2301 to 2N7002	
	2011/10/05	No47		v	v	Del R2469, T49, T45, T41, T37, T36, T28, T26 for ME 限高0 changer power net +3VS_FP to +3VS update power schematics P44-P57	
	2011/10/06	No48		v	v	change Q1202 part to SB000007H10. change JCARD1 FN to SP02000H810 footprint: ACES_87213-1400G_14P change some CONN part NO. for ME CONN list Add D2416	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Customer	0.6
				Date:	Friday, January 06, 2012
				Sheet	58 of 58