












# Rocky30 Schematic Index

Page	System page Ref.
01	Block Diagram
02	Schematic Information
03-05	CPU-Penryn
07-09	DDR2 SO-DIMM
10-15	Cantiga
20-24	ICH9M
25	SPI ROM
29	CLK-IC99LPR365
30-31	EC_IT8752
32	POWER-ON SEQUENCE
33	*
34	*
35	*
36	AUD_CODEC CX20561
37	AUDIO_AMP-G1431F2U & HP
38	MICROPHONE & LINE-IN-R01
39	*
40	CARDBUS R5C833(PCI I/F)
41	CARDBUS R5C833(1394 & SD)
42	IEEE1394A & CardReader
43	*
44	Debug
45	CRT
46	LVDS & INVERTER CONNECTOR
48	HDMI
50	THER SENSOR & FAN
51	HDD & CDROM
52	USB Port
53	IO Board
54	*
56	LED&PWRSW
57	DISCHARGE
58	SMS
59	MINI CARD-WLAN
60	DC-IN & BATTERY CONN
61	Blue Tooth
62	*
65	MDC NUT & Hinksink NUT
66	*
68	*
70-75	NB9M-GS
79	History
80	POWER_VCORE
81	POWER_SYSTEM
82	POWER_I/O_1.8VS & VCCP
83	POWER_I/O_DDR & VTT
84	PWR_****
85	PWR_VGA_CORE & +1.1V
86	86_PWR_****
87	PWR-SHUTDOWN#(Empty)
88	POWER_CHARGER
89	TFT-LCD DRIVE(Empty)
90	POWER_DETECT
91	POWER_LOAD SWITCH
92	POWER_PROTECT
93	POWER_SIGNAL
94	POWER_FLOWCHART

ICH9-M GPIO	Use As	Signal Name	Power
GPIO 00	GPI	PM_SYNC#	+3VS
GPIO 01	GPI	-	+3VS
GPIO [2:5]	GPI	PCI_INT[E:H]#	+3VS
GPIO 06	GPI	-	+3VS
GPIO 07	GPI	-	+3VS
GPIO 08	GPI	EXT_SMI#	+3VSUS
GPIO 09	Native	UWB_ON	+3VSUS
GPIO 10	GPI	-	+3VSUS
GPIO 11	Native	EXT_SCI#	+3VSUS
GPIO 12	GPO	-	+3VSUS
GPIO 13	GPI	CB_SD#	+3VSUS
GPIO 14	GPI	RTLAN_DSM#	+3VSUS
GPIO 15	Native	-	+3VSUS
GPIO 16	Native	PM DPRSLPVR	+3VS
GPIO 17	GPI	WLAN_LED	+3VS
GPIO 18	GPO	-	+3VS
GPIO 19	GPI	-	+3VS
GPIO 20	GPO	-	+3VS
GPIO 21	GPI	-	+3VS
GPIO 22	GPI	BT_DET#	+3VS
GPIO 23	Native	-	+3VS
GPIO 24	GPO	WLAN_ON	+3VSUS
GPIO 25	Native	-	+3VSUS
GPIO 26	Native	-	+3VSUS
GPIO 27	GPO	BT_ON	+3VSUS
GPIO 28	GPO	-	+3VSUS
GPIO 29	Native	USB_OC5#	+3VSUS
GPIO 30	Native	USB_OC6#	+3VSUS
GPIO 31	Native	USB_OC7#	+3VSUS
GPIO 32	GPO	-	+3VS
GPIO 33	GPO	-	+3VS
GPIO 34	GPO	-	+3VS
GPIO 35	GPO	CLK_SATA_REQ#	+3VS
GPIO 36	GPI	-	+3VS
GPIO 37	GPI	PCB_ID0	+3VS
GPIO 38	GPI	PCB_ID1	+3VS
GPIO 39	GPI	PCB_ID2	+3VS
GPIO 40	Native	USB_OC1#	+3VSUS
GPIO 41	Native	USB_OC2#	+3VSUS
GPIO 42	Native	USB_OC3#	+3VSUS
GPIO 43	Native	USB_OC4#	+3VSUS
GPIO 44	Native	USB_OC8#	N/A
GPIO 45	Native	USB_OC9#	N/A
GPIO 46	Native	USB_OC10#	N/A
GPIO 47	Native	USB_OC11#	N/A
GPIO 48	GPI	-	+3VS
GPIO 49	GPO	GPU_RST#	+3VS
GPIO 50	Native	PCI_REQ#1	+3VS
GPIO 51	Native	-	+3VS
GPIO 52	Native	PCI_REQ#2	+3VS
GPIO 53	Native	-	+3VS
GPIO 54	Native	PCI_REQ#3	+3VS
GPIO 55	Native	-	+3VS
GPIO 56	GPI	-	+3VSUS
GPIO 57	GPI	-	+3VSUS
GPIO 58	GPI	-	+3VSUS
GPIO 59	Native	USB_OC0#	+3VSUS
GPIO 60	Native	RTLAN_DSM_EN	+3VSUS

EC GPIO	Use As	Signal Name	Power
GPA0	GPO	PWR_LED#	
GPA1	GPO	CHG_LED#	
GPA2	GPO	BATSEL_3S#	
GPA3	-	NOVO_CARE_LED#	
GPA4	GPO	LCD_BL_PWM	
GPA5	GPO	FAN_PWM	
GPA6	GPO	-	
GPA7	GPO	-	
GPB0	GPO	CHG_EN#	
GPB1	GPO	PRECHG	
GPB2	GPI	-	
GPB3	ALT	SMB0_CLK	
GPB4	ALT	SMB0_DAT	
GPB5	OD	A20GATE	
GPB6	OD	RCIN#	
GPB7	GPO	PM_RSMRST#	
GPC0	GPI	-	
GPC1	ALT	SMB1_CLK	
GPC2	ALT	SMB1_DAT	
GPC3	GPO	PM_PWRBTN#	
GPC4	ALT	AC_IN_OC#	
GPC5	GPO	OP_SD#	
GPC6	ALT	BAT1_IN_OC#	
GPC7	GPO	RFON_SW#	
GPC8	GPI	PWRLIMIT#	
GPD1	ALT	PM_SUSC#	
GPD2	ALT	BUF_PLT_RST#	
GPD3	OD	EXT_SCI#	
GPD4	OD	EXT_SMI#	
GPD5	GPO	LCD_BACKOFF#	
GPD6	ALT	FAN0_TACH	
GPD7	GPI	-	
GPE0	GPO	VSUS_ON	
GPE1	GPO	SUSC_EC#	
GPE2	GPO	SUSB_EC#	
GPE3	GPO	CPU_VRON	
GPE4	ALT	PWR_SW#	
GPE5	ALT	-	
GPE6	GPI	LID_SW#	
GPE7	GPO	MEDIA_KEY#	
GPF0	GPI	-	
GPF1	GPI	NOVO_CARE#	
GPF2	ALT	TP1_CLK	
GPF3	ALT	TP1_DAT	
GPF4	ALT	TP_CLK	
GPF5	ALT	TP_DAT	
GPF6	GPO	THRO_CPU	
GPF7	GPO	SUSPEND_LED#	
GPG0	GPI	PM_THERM#_EC	
GPG1	ALT	PM_SUSB#	
GPG2	GPO	BAT1_CNT2#	
-	-	-	
-	-	-	


EC GPIO	Use As	Signal Name	Power
-	-	-	
GPG6	GPO	-	
-	-	-	
GPH0	OD	PM_CLKRUN#	
GPH1	ALT	3G_ON#	
GPH2	ALT	LOGO_LED#	
GPH3	GPO	BAT_LEARN	
GPH4	GPO	-	
GPH5	GPO	NUM_LED#	
GPH6	GPO	CAP_LED#	
-	-	-	
GPI0	GPI	NV_OVERT#	
GPI1	GPI	SUS_PWRGD	
GPI2	GPI	ALL_SYSTEM_PWRGD	
GPI3	GPI	VRM_PWRGD	
GPI4	GPI	XOUT	
GPI5	GPI	YOUT	
GPI6	GPI	-	
GPI7	GPI	-	
GPJ0	GPO	EC_CLK_EN	
GPJ1	GPO	PM_PWROK	
GPJ2	GPI	-	
GPJ3	-	-	
GPJ4	GPO	BL_DA	
GPJ5	GPO	-	
GPK0	GPI	-	
GPK1	GPI	-	
GPK2	GPI	-	
GPK3	GPI	-	
GPK4	GPI	-	
GPK5	GPI	-	
GPL0	GPI	APS_PWR_CNT#	
GPL1	GPI	APS_ST#	
GPL2	GPO	USB_PWR_EN#	
GPL3	GPO	-	
GPL4	GPO	-	
GPL5	GPO	AC_ID	
GPL6	GPO	AC_65W	
GPL7	GPO	CHG_LOW_LED#	
GPK6	GPO	-	
GPK7	GPI	-	
-	-	-	
-	-	-	




BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	L	H	H
200	800	L	H	L
266	1067	L	L	L


Comp0,2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".  
Comp 1,3 connect with Zo=55 ohm, make trace length shorter than 0.5".





Place Series Resistor on H\_PWRGD Without Stub




Place R0304 & R0306 for XDP function








Thermal Trip signal(From CPU to ICH-9M and sequence)



<b>PEGATRON</b> Title :		
Engineer: <i>Peter Lo</i>		
Size	Project Name	Rev
A	<b>Rocky30</b>	1.1
Date: <i>Saturday, January 26, 2008</i>	Sheet	6 of 94



SMBus Slave Address:A0H

temp\_5886\_t101  
(12G025M22000LVwith 12G025C2200WLW  
co-layer symbol)

SMBus Slave Address: A0H

Layout Note: Place these caps near SO DIMM 0

Place near SO-DIMM\_0







Layout Note: Place these caps near SO DIMM 0



VREF -> 10/10 mils

SO-DIMM 0 is placed nearer the GMCH than SO-DIMM 1

Layout Note: Place these Caps near SO DIMM 0






PLACE NEAR SO-DIMM\_0 / SO-DIMM\_1









+5V	+5V	44,56,57,91
+1.8V	+1.8V	7,8,11,13,83,91
M_VREF_MCH	M_VREF_MCH	7,8,11
+0.9VS	+0.9VS	83





Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS



**PEGATRON** Title : DDR2 VREF & Termination  
 Engineer: *Peter Lo*


Size	Project Name	Rev
Custom	<b>Rocky30</b>	1.1
Date: Monday, February 04, 2008		Sheet 9 of 94















U1001A		CANTIGA_CHIPSET	
H_D#0	F2	H_D#_0	
H_D#1	G8	H_D#_1	
H_D#2	F8	H_D#_2	
H_D#3	E6	H_D#_3	
H_D#4	G2	H_D#_4	
H_D#5	H6	H_D#_5	
H_D#6	H2	H_D#_6	
H_D#7	F6	H_D#_7	
H_D#8	D4	H_D#_8	
H_D#9	H4	H_D#_9	
H_D#10	M3	H_D#_10	
H_D#11	M11	H_D#_11	
H_D#12	J1	H_D#_12	
H_D#13	J2	H_D#_13	
H_D#14	N12	H_D#_14	
H_D#15	J6	H_D#_15	
H_D#16	L2	H_D#_16	
H_D#17	R2	H_D#_17	
H_D#18	N9	H_D#_18	
H_D#19	L6	H_D#_19	
H_D#20	M5	H_D#_20	
H_D#21	J3	H_D#_21	
H_D#22	N2	H_D#_22	
H_D#23	R1	H_D#_23	
H_D#24	N5	H_D#_24	
H_D#25	N6	H_D#_25	
H_D#26	P13	H_D#_26	
H_D#27	N8	H_D#_27	
H_D#28	L7	H_D#_28	
H_D#29	N10	H_D#_29	
H_D#30	M3	H_D#_30	
H_D#31	Y3	H_D#_31	
H_D#32	AD14	H_D#_32	
H_D#33	Y6	H_D#_33	
H_D#34	Y10	H_D#_34	
H_D#35	Y12	H_D#_35	
H_D#36	Y14	H_D#_36	
H_D#37	Y7	H_D#_37	
H_D#38	W2	H_D#_38	
H_D#39	W2	H_D#_39	
H_D#40	AA8	H_D#_40	
H_D#41	Y9	H_D#_41	
H_D#42	AA13	H_D#_42	
H_D#43	AA9	H_D#_43	
H_D#44	AA11	H_D#_44	
H_D#45	AD11	H_D#_45	
H_D#46	AD10	H_D#_46	
H_D#47	AD13	H_D#_47	
H_D#48	AE12	H_D#_48	
H_D#49	AE9	H_D#_49	
H_D#50	AA2	H_D#_50	
H_D#51	AD8	H_D#_51	
H_D#52	AA3	H_D#_52	
H_D#53	AD3	H_D#_53	
H_D#54	AD7	H_D#_54	
H_D#55	AE14	H_D#_55	
H_D#56	AE3	H_D#_56	
H_D#57	AC1	H_D#_57	
H_D#58	AE3	H_D#_58	
H_D#59	AC3	H_D#_59	
H_D#60	AE11	H_D#_60	
H_D#61	AE8	H_D#_61	
H_D#62	AG2	H_D#_62	
H_D#63	AD6	H_D#_63	
H_SWING	C5	H_SWING	
H_RCOMP	E3	H_RCOMP	
H_CPURST#		H_CPURST#	
H_CPUSLP#		H_CPUSLP#	
H_VREF	A11	H_VREF	
H_DVREF	B11	H_DVREF	

HOST

H_A#_3	A14	H_A#3
H_A#_4	C15	H_A#4
H_A#_5	F16	H_A#5
H_A#_6	H13	H_A#6
H_A#_7	C18	H_A#7
H_A#_8	M16	H_A#8
H_A#_9	J13	H_A#9
H_A#_10	P16	H_A#10
H_A#_11	R16	H_A#11
H_A#_12	N17	H_A#12
H_A#_13	M13	H_A#13
H_A#_14	E17	H_A#14
H_A#_15	P17	H_A#15
H_A#_16	F17	H_A#16
H_A#_17	G20	H_A#17
H_A#_18	B19	H_A#18
H_A#_19	E20	H_A#19
H_A#_20	H16	H_A#20
H_A#_21	J20	H_A#21
H_A#_22	L17	H_A#22
H_A#_23	A17	H_A#23
H_A#_24	B17	H_A#24
H_A#_25	L16	H_A#25
H_A#_26	C21	H_A#26
H_A#_27	J17	H_A#27
H_A#_28	K17	H_A#28
H_A#_29	H20	H_A#29
H_A#_30	B18	H_A#30
H_A#_31	K17	H_A#31
H_A#_32	B20	H_A#32
H_A#_33	F21	H_A#33
H_A#_34	K21	H_A#34
H_A#_35	L20	H_A#35
H_ADS#	H12	H_ADS#
H_ADSTB#_0	B16	H_ADSTB#_0
H_ADSTB#_1	G17	H_ADSTB#_1
H_BNR#	A9	H_BNR#
H_BPR#	E11	H_BPR#
H_BREQ#	G12	H_BREQ#
H_DEFER#	E9	H_DEFER#
H_DBSY#	B10	H_DBSY#
HPLL_CLK	AH7	CLK_MCH_BCLK# 29
HPLL_CLK#	AH6	CLK_MCH_BCLK# 29
H_DPWR#	J11	H_DPWR#
H_DRDY#	E9	H_DRDY#
H_HIT#	H9	H_HIT#
H_HITM#	E12	H_HITM#
H_LOCK#	H11	H_LOCK#
H_TRDY#	C9	H_TRDY#
H_DINV#_0	J8	H_DINV#_0
H_DINV#_1	L3	H_DINV#_1
H_DINV#_2	Y13	H_DINV#_2
H_DINV#_3	Y1	H_DINV#_3
H_DSTBN#_0	L10	H_DSTBN#_0
H_DSTBN#_1	M7	H_DSTBN#_1
H_DSTBN#_2	AA5	H_DSTBN#_2
H_DSTBN#_3	AE6	H_DSTBN#_3
H_DSTBP#_0	L9	H_DSTBP#_0
H_DSTBP#_1	M8	H_DSTBP#_1
H_DSTBP#_2	AA6	H_DSTBP#_2
H_DSTBP#_3	AE5	H_DSTBP#_3
H_REQ#_0	B15	H_REQ#0
H_REQ#_1	K13	H_REQ#1
H_REQ#_2	F13	H_REQ#2
H_REQ#_3	B13	H_REQ#3
H_REQ#_4	B14	H_REQ#4
H_RS#_0	B6	H_RS#0
H_RS#_1	F12	H_RS#1
H_RS#_2	C8	H_RS#2





7 M\_A\_DQ[0:63]

- M\_A DQ0 AJ38
- M\_A DQ1 AJ41
- M\_A DQ2 AN38
- M\_A DQ3 AM38
- M\_A DQ4 AJ36
- M\_A DQ5 AJ40
- M\_A DQ6 AM44
- M\_A DQ7 AM42
- M\_A DQ8 AN43
- M\_A DQ9 AN44
- M\_A DQ10 AU40
- M\_A DQ11 AT38
- M\_A DQ12 AN41
- M\_A DQ13 AN39
- M\_A DQ14 AU44
- M\_A DQ15 AU42
- M\_A DQ16 AV39
- M\_A DQ17 AY44
- M\_A DQ18 BA40
- M\_A DQ19 BD43
- M\_A DQ20 AV41
- M\_A DQ21 AY43
- M\_A DQ22 BA41
- M\_A DQ23 BC40
- M\_A DQ24 AY37
- M\_A DQ25 BD38
- M\_A DQ26 AV37
- M\_A DQ27 AT36
- M\_A DQ28 AY38
- M\_A DQ29 BB38
- M\_A DQ30 AV36
- M\_A DQ31 AW36
- M\_A DQ32 BD13
- M\_A DQ33 AU11
- M\_A DQ34 BC11
- M\_A DQ35 BA12
- M\_A DQ36 AU13
- M\_A DQ37 AV13
- M\_A DQ38 BD12
- M\_A DQ39 BC12
- M\_A DQ40 BB9
- M\_A DQ41 BA9
- M\_A DQ42 AU10
- M\_A DQ43 AV9
- M\_A DQ44 BA11
- M\_A DQ45 BD9
- M\_A DQ46 AY8
- M\_A DQ47 BA6
- M\_A DQ48 AV5
- M\_A DQ49 AV7
- M\_A DQ50 AT9
- M\_A DQ51 AN8
- M\_A DQ52 AU5
- M\_A DQ53 AU6
- M\_A DQ54 AT5
- M\_A DQ55 AN10
- M\_A DQ56 AM11
- M\_A DQ57 AM5
- M\_A DQ58 AJ9
- M\_A DQ59 AJ8
- M\_A DQ60 AN12
- M\_A DQ61 AM13
- M\_A DQ62 AJ11
- M\_A DQ63 AJ12

U1001D

- SA\_DQ\_0
- SA\_DQ\_1
- SA\_DQ\_2
- SA\_DQ\_3
- SA\_DQ\_4
- SA\_DQ\_5
- SA\_DQ\_6
- SA\_DQ\_7
- SA\_DQ\_8
- SA\_DQ\_9
- SA\_DQ\_10
- SA\_DQ\_11
- SA\_DM\_0
- SA\_DM\_1
- SA\_DM\_2
- SA\_DM\_3
- SA\_DM\_4
- SA\_DM\_5
- SA\_DM\_6
- SA\_DM\_7
- SA\_DQS\_0
- SA\_DQS\_1
- SA\_DQS\_2
- SA\_DQS\_3
- SA\_DQS\_4
- SA\_DQS\_5
- SA\_DQS\_6
- SA\_DQS\_7
- SA\_MA\_0
- SA\_MA\_1
- SA\_MA\_2
- SA\_MA\_3
- SA\_MA\_4
- SA\_MA\_5
- SA\_MA\_6
- SA\_MA\_7
- SA\_MA\_8
- SA\_MA\_9
- SA\_MA\_10
- SA\_MA\_11
- SA\_MA\_12
- SA\_MA\_13
- SA\_MA\_14

DDR SYSTEM MEMORY A

CANTIGA\_CHIPSET

- SA\_BS\_0
- SA\_BS\_1
- SA\_BS\_2
- SA\_RAS#
- SA\_CAS#
- SA\_WE#

- AM37 M\_A DM0
- AT41 M\_A DM1
- AY41 M\_A DM2
- AU39 M\_A DM3
- BB12 M\_A DM4
- AY6 M\_A DM5
- AT7 M\_A DM6
- AJ5 M\_A DM7

M\_A\_DM[0:7] 7

- AJ44 M\_A DQS0
- AT44 M\_A DQS1
- BA43 M\_A DQS2
- BC37 M\_A DQS3
- AW12 M\_A DQS4
- BC8 M\_A DQS5
- AU8 M\_A DQS6
- AM7 M\_A DQS7

M\_A\_DQS[0:7] 7

- AJ43 M\_A DQS#0
- AT43 M\_A DQS#1
- BA44 M\_A DQS#2
- BD37 M\_A DQS#3
- AY12 M\_A DQS#4
- BD8 M\_A DQS#5
- AU9 M\_A DQS#6
- AM8 M\_A DQS#7

M\_A\_DQS#[0:7] 7

- BA21 M\_A A0
- BC24 M\_A A1
- BG24 M\_A A2
- BH24 M\_A A3
- BC25 M\_A A4
- BA24 M\_A A5
- BD24 M\_A A6
- BG27 M\_A A7
- BE25 M\_A A8
- AW24 M\_A A9
- BC21 M\_A A10
- BG26 M\_A A11
- BH26 M\_A A12
- BH17 M\_A A13
- AY25 M\_A A14

M\_A\_A[0:14] 7,9

8 M\_B\_DQ[0:63]

- M\_B DQ0 AK47
- M\_B DQ1 AH46
- M\_B DQ2 AP47
- M\_B DQ3 AP48
- M\_B DQ4 AJ46
- M\_B DQ5 AJ48
- M\_B DQ6 AM48
- M\_B DQ7 AP48
- M\_B DQ8 AU47
- M\_B DQ9 AU46
- M\_B DQ10 BA48
- M\_B DQ11 AY48
- M\_B DQ12 AT47
- M\_B DQ13 AR47
- M\_B DQ14 BA47
- M\_B DQ15 BC47
- M\_B DQ16 BC46
- M\_B DQ17 BC44
- M\_B DQ18 RG43
- M\_B DQ19 BF43
- M\_B DQ20 BE45
- M\_B DQ21 BC41
- M\_B DQ22 BE40
- M\_B DQ23 BF41
- M\_B DQ24 BG38
- M\_B DQ25 BF38
- M\_B DQ26 BH35
- M\_B DQ27 BG35
- M\_B DQ28 BH40
- M\_B DQ29 BG39
- M\_B DQ30 BG34
- M\_B DQ31 BH34
- M\_B DQ32 BH34
- M\_B DQ33 BG12
- M\_B DQ34 BH11
- M\_B DQ35 BG8
- M\_B DQ36 BH12
- M\_B DQ37 BF11
- M\_B DQ38 BF8
- M\_B DQ39 BG7
- M\_B DQ40 BC6
- M\_B DQ41 BC6
- M\_B DQ42 AY3
- M\_B DQ43 AY1
- M\_B DQ44 BF6
- M\_B DQ45 BF5
- M\_B DQ46 BA1
- M\_B DQ47 BD3
- M\_B DQ48 AV2
- M\_B DQ49 AU3
- M\_B DQ50 AN2
- M\_B DQ51 AN2
- M\_B DQ52 AY2
- M\_B DQ53 AV1
- M\_B DQ54 AP3
- M\_B DQ55 AR1
- M\_B DQ56 AL1
- M\_B DQ57 AL2
- M\_B DQ58 AJ1
- M\_B DQ59 AH1
- M\_B DQ60 AH2
- M\_B DQ61 AM3
- M\_B DQ62 AH3
- M\_B DQ63 AJ3

U1001E

- SB\_DQ\_0
- SB\_DQ\_1
- SB\_DQ\_2
- SB\_DQ\_3
- SB\_DQ\_4
- SB\_DQ\_5
- SB\_DQ\_6
- SB\_DQ\_7
- SB\_DQ\_8
- SB\_DQ\_9
- SB\_DQ\_10
- SB\_DQ\_11
- SB\_DM\_0
- SB\_DM\_1
- SB\_DM\_2
- SB\_DM\_3
- SB\_DM\_4
- SB\_DM\_5
- SB\_DM\_6
- SB\_DM\_7
- SB\_DQS\_0
- SB\_DQS\_1
- SB\_DQS\_2
- SB\_DQS\_3
- SB\_DQS\_4
- SB\_DQS\_5
- SB\_DQS\_6
- SB\_DQS\_7
- SB\_DQS#\_0
- SB\_DQS#\_1
- SB\_DQS#\_2
- SB\_DQS#\_3
- SB\_DQS#\_4
- SB\_DQS#\_5
- SB\_DQS#\_6
- SB\_DQS#\_7
- SB\_MA\_0
- SB\_MA\_1
- SB\_MA\_2
- SB\_MA\_3
- SB\_MA\_4
- SB\_MA\_5
- SB\_MA\_6
- SB\_MA\_7
- SB\_MA\_8
- SB\_MA\_9
- SB\_MA\_10
- SB\_MA\_11
- SB\_MA\_12
- SB\_MA\_13
- SB\_MA\_14

DDR SYSTEM MEMORY B

CANTIGA\_CHIPSET

- SB\_BS\_0
- SB\_BS\_1
- SB\_BS\_2
- SA\_RAS#
- SB\_CAS#
- SB\_WE#

- AM47 M\_B DM0
- AY47 M\_B DM1
- BD40 M\_B DM2
- BF35 M\_B DM3
- BG11 M\_B DM4
- BA3 M\_B DM5
- AP1 M\_B DM6
- AK2 M\_B DM7

M\_B\_DM[0:7] 8

- AL47 M\_B DQS0
- AV48 M\_B DQS1
- BG41 M\_B DQS2
- BG37 M\_B DQS3
- BH9 M\_B DQS4
- BB2 M\_B DQS5
- AU1 M\_B DQS6
- AN6 M\_B DQS7

M\_B\_DQS[0:7] 8

- AL46 M\_B DQS#0
- AV47 M\_B DQS#1
- BH41 M\_B DQS#2
- BH37 M\_B DQS#3
- BG9 M\_B DQS#4
- BC2 M\_B DQS#5
- AT2 M\_B DQS#6
- AN5 M\_B DQS#7












M\_B\_DQS#[0:7] 8

- AV17 M\_B A0
- BA25 M\_B A1
- BC25 M\_B A2
- AU25 M\_B A3
- AW25 M\_B A4
- BB28 M\_B A5
- AU28 M\_B A6
- AW28 M\_B A7
- AT33 M\_B A8
- BD33 M\_B A9
- BB16 M\_B A10
- AW33 M\_B A11
- AY33 M\_B A12
- BH15 M\_B A13
- AU33 M\_B A14

M\_B\_A[0:14] 8,9

**PEGATRON** Title : Cantiga-DDR2 (3)  
 Engineer: Peter Lo

Size Custom	Project Name <b>Rocky30</b>	Rev 1.1
Date: Monday, February 04, 2008	Sheet 12 of 94	





Route VCC\_AGX\_SENSE and VSS\_AGX\_SENSE differentially.

PEGATRON Title : Cantiga--POWER (4)  
Engineer: Peter Lo

Size	Project Name	Rev
Custom	Rocky 30	1.1
Date: Monday, February 04, 2008	Sheet 13 of 94	








**CFG5 : DMI STRAP**  
**HIGH = DMI X 4 (Default)**  
**LOW = DMI X 2**

**CFG6 : Integrated TPM Host Interface**  
**HIGH = iTPM disable (Default)**  
**LOW = iTPM enable**

**CFG7 : Intel ME Crypto Strap Transport Layer Security cipher suite**  
**HIGH = With confidentiality (Default)**  
**LOW = Without confidentiality**


**CFG9 : PCIE GRAPHIC LANE**  
**LOW = Reverse Lanes**  
**HIGH = Normal Operation (Default)**

**CFG16 : FSB Dynamic ODT**  
**HIGH = Enable (Default)**  
**LOW = Disable**




**CFG10 : PCIe Loopback**  
**HIGH = Disable (Default)**  
**LOW = Enable**

**CFG [13:12] : XOR/ALL-Z**  
**00 = Reserved**  
**01 = XOR Mode Enabled**  
**10 = All-Z Mode Enabled**  
**11 = Normal Operation (Default)**




**CFG19 : DMI Lane Reversal**  
**LOW = NORMAL (default)**  
**HIGH = Reverse Lanes**

**CFG20 : SDVO/PCIE CONCURRENT MODE**  
**LOW = ONLY SDVO or PCIE is Operational (Default)**  
**HIGH = SDVO and PCIE are operating simultaneously via the PEG port**




<b>PEGATRON</b> Title : ***		
Engineer: <i>Peter Lo</i>		
Size	Project Name	Rev
B	<b>Rocky30</b>	1.1
Date: <i>Saturday, January 26, 2008</i>		Sheet 16 of 94





<b>PEGATRON</b> Title : ***		
Engineer: <i>Peter Lo</i>		
Size	Project Name	Rev
B	<b>Rocky30</b>	1.1
Date: <i>Saturday, January 26, 2008</i>		Sheet 17 of 94



<b>PEGATRON</b> Title : ***		
Engineer: <i>Peter Lo</i>		
Size B	Project Name <b>Rocky30</b>	Rev 1.1
Date: <i>Saturday, January 26, 2008</i>		Sheet 18 of 94

5

4

3

2

1

D

D

C

C

B

B

A

A

<b>PEGATRON</b> Title : ***		
Engineer: <i>Peter Lo</i>		
Size B	Project Name <b>Rocky30</b>	Rev 1.1
Date: <i>Saturday, January 26, 2008</i>		Sheet 19 of 94




5

4

3








2

1











[ICH\_TP3, ACZ\_SDOUT] : XOR Chain Entrance Strap

00 = Reserved  
 01 = Enter XOR Chain  
 10 = Normal Operation (Default)  
 11 = Set PCIe Port Config Bit 1



ICH9M Boot BIOS select

	GNT#0	CS#1	(default)
LPC	1	1	
PCI	1	0	
SPI	0	1	




PCB_ID2	
14" / 15"	L
13"	H

CL\_VREF0 ~ 0.405 V  
 CL\_VREF0 routing rules  
 Width = 12 mils min  
 Spacing = 12 mils min  
 Break-out: 5 mils on 5 mils for 300 mils max


**PEGATRON** Title : SB-ICH9M(3)  
 Engineer: Peter Lo

Size	Project Name	Rev
Custom	Rocky30	1.1
Date: Monday, February 04, 2008	Sheet 22 of 94	



# ICH9-M

ICH9M




NEWCARD , WLAN  
 CLOCK GEN  
 SO-DIMM0 , SO-DIMM1  
 NEWCARD , WLAN  
 CLOCK GEN  
 SO-DIMM0 , SO-DIMM1

# EC


Don't support iAMT  
 Remove ME-EC SMBus.

EC





SB

EC




THERMAL IC  
 G781 , G781-1







<b>PEGATRON</b>		Title : <b>SPI ROM</b>	
		Engineer: <b>Peter Lo</b>	
Size	Project Name		Rev
B	<b>Rocky30</b>		1.1
Date: <b>Monday, February 04, 2008</b>		Sheet	25 of 94



<b>PEGATRON</b> Title :		
Engineer: <i>Peter Lo</i>		
Size	Project Name	Rev
A	<b>Rocky30</b>	1.1
Date: <i>Saturday, January 26, 2008</i>	Sheet	26 of 94





<b>PEGATRON</b> Title :		
Engineer: <i>Peter Lo</i>		
Size	Project Name	Rev
A	<b>Rocky30</b>	1.1
Date: <i>Saturday, January 26, 2008</i>	Sheet	27 of 94



<b>PEGATRON</b> Title :		
Engineer: <i>Peter Lo</i>		
Size	Project Name	Rev
A	<b>Rocky30</b>	1.1
Date: <i>Saturday, January 26, 2008</i>	Sheet	28 of 94

+VCCP +VCCP 5,10,11,13,14,20,23,80,82  
 +3VS +3VS 3,7,8,11,14,15,20,22,23,24,25,30,31,40,41,45,46,48,50,51,53,54,57,58,59,61,70,74,75,91,92





CR#_A	0 = SRC 0	
	1 = SRC 2	SATA
CR#_B	0 = SRC 1	
	1 = SRC 4	MCH
CR#_C	0 = SRC 0	
	1 = SRC 2	
CR#_D	0 = SRC 1	
	1 = SRC 4	
CR#_E	SRC 6	WLAN
CR#_F	SRC 8	LAN
CR#_G	SRC 9	New Card
CR#_H	SRC 10	Robson

C2917, C2918, C2919 near CLK Gen.


C2921, C2922, C2923, C2924, C2925, C2926, C2927, C2928, C2929, C2930 near CLK Gen.










### Latched Input Select



For GM/GL, need to PD for 96MHz output.  
 For PM, need to PU for 27MHz output.


	FSLC	FSLB	FSLA
BCLK	667	0	1
FSB	800	0	1
BSEL2	0	0	0
BSEL1	0	0	0
BSEL0	0	0	0






		65W	90W
AC_ID	L	H	L
AC_65W	H	L	L

### TOUCH PAD CONN




TP : Touch Pad  
TP1: Track Point

### TRACK POINT CONN





### For Switch

#### PWR SWITCH




#### LID SWITCH




close to connector

Note:  
LID\_SW# is easy to cause high voltage damage when plugging inverter board connector to M/B with AC present. Need to add bidirectional diode to protect this pin.

### For Thermal Control Method



### Keyboard Connector



**PEGATRON** Title : EC\_IT8752 (2/2)  
Engineer: Peter Lo

Size	Project Name	Rev
Custom	Rocky30	1.1
Date: Monday, February 04, 2008	Sheet 31	of 94

5

4

3

2

1

D

D

C

C

B

B


A

A


<b>PEGATRON</b> Title : "		
Engineer: <i>Peter Lo</i>		
Size Custom	Project Name <b>Rocky30</b>	Rev 1.1
Date: <i>Saturday, January 26, 2008</i>	Sheet 32 of 94	



# IO BOARD




12G18310260DLV




**MBR1 and MBR2 use 07G001145011LV**  
**MQ1 ~ MQ4 use 07G003093211LV**  
**ML1 Nostuff**  
**MR8 Nostuff**  
**MC7 Nostuff**  
**MJ1, MJ3, MJ4, MJ5 Nostuff**  
**MJ2 use 12G17100002DLV**



**AMOM**









**Nostuff**

**Nostuff**






Transformer close CN3402






<Variant Name>


<b>PEGATRON</b> Title : LAN-RJ45		
Engineer: <b>Warren</b>		
Size Custom	Project Name <b>Rocky 30 IO Board</b>	Rev 1.1
Date: Monday, February 04, 2008	Sheet 35 of 94	



# DePOP Circuit






# JACK GND



GAIN0	GAIN1	Av(inv)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB

# SPEAKER AMP




**PEGATRON** Title : **AUDIO AMP**

Engineer: **Peter Lo**

Size	Project Name	Rev
B	<b>Rocky30</b>	1.1


Date: **Monday, February 04, 2008** Sheet **37** of **94**

# EXT MICROPHONE



Reserved the external MIC bias(T filter).

# SPEAKER CONNECTOR



**PEGATRON** Title : MIC&LINEIN

Engineer: Peter Lo

Size	Project Name	Rev
B	Rocky30	1.1
Date: Monday, February 04, 2008		Sheet 38 of 94

5

4

3

2

1

D

D

C

C

B

B

A

A

<b>PEGATRON</b>		Title : <b>FM2010 DSP</b>	
Engineer: <b>Peter Lo</b>			
Size Custom	Project Name <b>Rocky30</b>	Date: <b>Saturday, January 26, 2008</b>	Rev 1.1
Sheet		39	of 94


5

4

3

2


1



**PEGATRON** Title: CARDBUS R5C833 (1)  
 Engineer: Peter Lo






Size	Project Name	Rev
Custom	<b>Rocky30</b>	1.1
Date: Monday, February 04, 2008	Sheet 40 of 94	





MDIO00--> SD Card Detect  
 MDIO01--> MS Card Detect  
 MDIO03--> SD Write Protect  
 MDIO04--> SD Card Power0 Control/  
 MS Power Control  
 MDIO08--> SD Command/MS Bus State  
 MDIO09--> SD Clock/MS Clock  
 MDIO10--> SD Data 0/MS Data 0  
 MDIO11--> SD Data 1/MS Data 1  
 MDIO12--> SD Data 2/MS Data 2  
 MDIO13--> SD Data 3/MS Data 3

MDIO02--> xDCE#  
 MDIO05--> SD Power Control 1 / xDWP  
 MDIO06--> xD/MS/SD LED Control  
 MDIO14--> xD Data  
 MDIO15--> xD Data  
 MDIO16--> xD Data  
 MDIO17--> xD Data  
 MDIO18--> xD CLE  
 MDIO19--> xD ALE



5

4

3

2

1

D

D

C

C

B


B

A


A


<b>PEGATRON</b>		Title : *****	
Engineer: <i>Peter Lo</i>			
Size Custom	Project Name <b>Rocky30</b>	Date: <i>Saturday, January 26, 2008</i>	Rev 1.1
Sheet 43 of 94			

# Block A











If don't support NewCard Debug Card,Pls do  
 (a) DNI all components of block A  
 (b) Mount Block C (RN5401,R6975)






PLACE ESD Diodes near VGA port





### Power Switch for LCD Power



5

4

3

2

1

D

D

C

C







B

B

A


A

<b>PEGATRON</b>		Title : ***	
Engineer: <i>Peter Lo</i>			
Size C	Project Name <b>Rocky30</b>	Rev 1.1	
Date: <i>Saturday, January 26, 2008</i>		Sheet	47 of 84




<b>PEGATRON</b> Title : HDMI CONN		
Engineer: Peter Lo		
Size	Project Name	Rev
B	Rocky30	1.1
Date: Monday, February 04, 2008	Sheet 48 of 94	







<b>PEGATRON</b> Title :		
Engineer: <i>Peter Lo</i>		
Size	Project Name	Rev
A	<b>Rocky30</b>	1.1
Date: <i>Saturday, January 26, 2008</i>	Sheet	49 of 94


# Thermal Sensor




### U5003 Close to SB and DIMM ( Remove after DV stage )





### ODD CON



### SATA HDD CON




<b>PEGATRON</b> Title <b>Sata HDD &amp; Swap Bay</b>		
Engineer: <b>Peter Lo</b>		
Size <b>B</b>	Project Name <b>Rocky30</b>	Rev <b>1.1</b>
Date: <b>Monday, February 04, 2008</b> Sheet <b>51</b> of <b>94</b>		




<b>PEGATRON</b> Title : <b>USB CONN</b>		
Engineer: <b>Peter Lo</b>		
Size B	Project Name <b>Rocky30</b>	Rev 1.1
Date: <b>Monday, February 04, 2008</b>		Sheet <b>52</b> of <b>94</b>



# IO BOARD




# SMALL BOARD



## For Media Control Board





## Wireless Switch




**PEGATRON** Title : **IO BOARD**

Engineer: **Peter Lo**

Size	Project Name	Rev
B	<b>Rocky30</b>	1.1
Date: <b>Monday, February 04, 2008</b>		Sheet <b>53</b> of <b>94</b>









<b>PEGATRON</b> Title : CAMERA		
Engineer: Peter Lo		
Size	Project Name	Rev
B	Rocky30	1.1
Date: Monday, February 04, 2008		
Sheet 54 of 94		



Need change to 04G660001210LV  
UPEK/TCS4CD

<b>PEGATRON</b>		Title :	FP
		Engineer:	Warren
Size	Project Name	<b>ROCKY</b>	Rev
Custom			
Date:	Saturday, January 26, 2008	Sheet	55 of 94


### LED CONN





**PEGATRON** Title : LED/SW  
 Engineer: Peter Lo

Size	Project Name	Rev
Custom	Rocky30	1.1
Date: Monday, February 04, 2008	Sheet 56 of 94	








<b>PEGATRON</b>		Title : DISCHARGE	
		Engineer: Peter Lo	
Size	Project Name	Rev	
Custom	<b>Rocky30</b>	1.1	
Date: Monday, February 04, 2008		Sheet	57 of 94



<b>PEGATRON</b> Title : SMS		
Engineer: Peter Lo		
Size A	Project Name <b>Rocky30</b>	Rev 1.1
Date: Monday, February 04, 2008	Sheet 58 of 94	




# DC IN CONN





Without Battery & Pull out Adapter

# Battery CONN



# Blue Tooth



<b>PEGATRON</b> Title : <b>BlueTooth</b>		
Engineer: <b>Peter Lo</b>		
Size A4	Project Name <b>Rocky30</b>	Rev 1.1
Date: <b>Monday, February 04, 2008</b>	Sheet <b>61</b> of <b>94</b>	

5

4

3

2

1

D

D

C

C

B

B

A

A

<b>PEGATRON</b> Title : ***		
Engineer: <i>Peter Lo</i>		
Size A4	Project Name <b>Rocky30</b>	Rev 1.1
Date: <i>Saturday, January 26, 2008</i>	Sheet	62 of 94

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

<b>PEGATRON</b> Title :***		
Engineer: <i>Peter Lo</i>		
Size	Project Name	Rev
A4	<b>Rocky30</b>	1.1
Date: <u>Saturday, January 26, 2008</u>	Sheet	63 of 94


5

4

3

2


1





<b>PEGATRON</b> Title :		
Engineer: <i>Peter Lo</i>		
Size	Project Name	Rev
A	<b>Rocky30</b>	1.1
Date: <i>Saturday, January 26, 2008</i>	Sheet	64 of 94




**CPU**




**TOP 5CT236B236X236D91 PTH**




**CR236X236D91 PTH**



**BOT 5CT236B236X236D91 PTH**





**C236D91 PTH**



For Fan Stand Off  
C236B189D150 PTH (mirror)

For KB Stand Off  
C236B189D150 PTH




For BT StandOff



**TOOLING HOLE**

For ICT



<b>PEGATRON</b> Title <b>MDC NUT &amp; Hinksink NUT</b>		
Engineer: <b>Peter Lo</b>		
Size Custom	Project Name <b>Rocky30</b>	Rev 1.1
Date: Saturday, January 26, 2008	Sheet 65 of 94	

A

B

C

D

E

E

E

D

D

C

C

B

B

A

A

<b>PEGATRON</b>		Title : ***	
		Engineer: <i>Peter Lo</i>	
Size	Project Name		Rev
Custom	<b>Rocky30</b>		1.1
Date: <i>Saturday, January 26, 2008</i>		Sheet	66 of 94


A

B


C

D

E




<b>PEGATRON</b>		Title :***	
		Engineer: <i>Peter Lo</i>	
Size	Project Name		Rev
Custom	<b>Rocky30</b>		1.1
Date: <u>Saturday, January 26, 2008</u>		Sheet	67 of 94



**PEGATRON** Title : \*\*\*








Engineer: *Peter Lo*


Size	Project Name	Rev
Custom	<b>Rocky30</b>	1.1






Power On Sequence














- 71 FBADQM[0..7]
- 71 FBAD[0..63]
- 71 FBARDQS[0..7]
- 71 FBARDQS[0..7]
- 71 FBA\_A[0..12]
- 71 FBE\_A[2..5]



Close to U7201 Close to U7202









**PEGATRON** Title : NB9M-GS(4)

Engineer: Peter Lo

Size	Project Name	Rev
Custom	Rocky30	1,1


Date: Monday, February 04, 2008 Sheet 73 of 94

DDCA: CRT  
 DDCC: HDMI  
 DDCC: LVDS/THERMAL






STRAP2 (R7424)	
5K	GE
10K	GS

ROM-SI (R7437)	
10K	Qimonda 16M*32
15K	Hynix 16M*32
20K	Samsung 16M*32
30K	Qimonda 32M*32
35K	Hynix 32M*32
45K	Samsung 32M*32





### HDMI





**TRANSITION CAPS FOR VSYNC & HSYNC**



5

4

3

2

1

D

D

C

C

B

B

A

A

<b>PEGATRON</b> Title : ***		
Engineer: <i>Peter Lo</i>		
Size B	Project Name <b>Rocky30</b>	Rev 1.1
Date: <i>Saturday, January 26, 2008</i>		Sheet 76 of 94

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

<b>PEGATRON</b> Title : ***		
Engineer: <i>Peter Lo</i>		
Size B	Project Name <b>Rocky30</b>	Rev 1.1
Date: <i>Saturday, January 26, 2008</i>		Sheet <i>77</i> of <i>94</i>

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

<b>PEGATRON</b> Title : ***		
Engineer: <i>Peter Lo</i>		
Size B	Project Name <b>Rocky30</b>	Rev 1.1
Date: <i>Saturday, January 26, 2008</i>		Sheet <i>78</i> of <i>94</i>


5

4

3

2

1




<b>PEGATRON</b> Title : <b>History</b>		
Engineer: <b>Peter Lo</b>		
Size	Project Name	Rev
<b>A</b>	<b>Rocky30</b>	<b>1.1</b>
Date: <b>Saturday, January 26, 2008</b>	Sheet <b>79</b> of <b>94</b>	

# IMVP6 CPU VCORE REGULATOR

3.3V level logic level: DPRSLPVR, SHDN#


1.05V level logic: VID, PSI#, DPRSTP#

$POUT = (VCSN2 - VGND) \times (CSP1 - CNS1 + CSP2 - CNS2) / 16.67mV$







# +5V / +3.3V POWER SUPPLY



# +1.5VS / +VCCP POWER SUPPLY



# +1.8V / +0.9VS POWER SUPPLY



<Variant Name>		<b>PEGATRON</b> Title : POWER_IO_DDR & VTT	
<OrgName>		Engineer: <b>Kevin Chang</b>	
Size	Project Name	Rev	
Custom	<b>Rocky 30</b>	1.1	
Date: Monday, February 04, 2008	Sheet	83	of 94

5

4

3

2

1

D

D

C

C

B

B

A

A

<b>PEGATRON</b>		Title : PWR_-****	
<OrgName>		Engineer:	
Size	Project Name	Rev	
A4	<b>Rocky30</b>	1.1	
Date:	Saturday, January 26, 2008	Sheet	84 of 94

5

4


3

2

1

# VGA / +1.1V POWER SUPPLY

GPU_VID1	GPU_VID0	+GPU_VCORE
HIGH	HIGH	1.17V
HIGH	LOW	1.09V
LOW	LOW	0.90V
LOW	HIGH	1.17V



(TONSEL = FLOAT, 1.1V = 360KHz / VGA = 300KHz)

$$V_{out} = 0.758V * (1 + R_c / R_d)$$

$$V_{out} = 0.758V * (1 + R_a / R_b)$$

(20 mil)

input current 0.434A (+1.1V)

input current 1.609A (+VGAO)

+VGA\_VCORE (1.17V/11.22A)

5

4

3

2

1

D

D

C

C

B

B

A

A

<b>PEGATRON</b>		Title : <b>PWR_-****</b>	
<OrgName>		Engineer: <i>Kevin Chang</i>	
Size	Project Name		Rev
A4	<b>Rocky30</b>		1.1
Date:	Saturday, January 26, 2008	Sheet	86 of 94

5

4


3

2

1

<b>PEGATRON</b>		<b>Title :</b> POWER_SHUTDOWN#	
<i>&lt;OrgName&gt;</i>		<b>Engineer:</b> <i>Kevin Chang</i>	
Size	Project Name	Rev	
Custom	<b>Rocky30</b>	1.1	
Date: <i>Saturday, January 26, 2008</i>		Sheet	87 of 94


# BATTERY CHARGER



## POWER PATH & BAT\_LEARN

- AC\_IN Threshold: 2.048V(max A/D\_DOCK\_IN > 17.44V active  
if A/D\_DOCK\_IN > 17.44V, AC\_APR\_UC goes to high)
- Adaptor In(max) =  $[0.075V / \text{Rsense(ADin)}] \cdot [VCLSV / \text{REF}]$   
Rsense(ADin) = 0.010 ohm  
VCLSV = 2.454V  
=> In(max) = 4.412A  
=> Constant Power =  $20 \cdot 4.412 = 88.24W$   
=> R8805 = 21K, R8819 = 30K  
VCLSV = 1.760V  
=> In(max) = 3.125A  
=> Constant Power =  $20 \cdot 3.125 = 62.5W$   
=> R8805 = 20K, R8819 / R8824 = 15K
- Charge Current Ichg =  $[0.075V / \text{Rsense(CHG)}] \cdot [VICTL / 3.6V]$   
Rsense(CHG) = 0.020 ohm  
VICTL(OP) = 3.163V => Ichg = 3.296A  
VICTL(Pre) = 0.134V => Ichg = 0.149A
- Vbat = Cell \* (Vref + (VCTL - 1.8V) / 9.52)  
VCTL = 1.528V  
Cell = 3S  
=> Vbat = 12.58V
- Mode pin: Vmode > 2.8V (tie to LDO pin) -> 4 Cells  
2.0 > Vmode > 1.8V (floating) -> 3 Cells  
0.8 > Vmode (tie to GND) -> Learning mode
- VICTL < 0.06V or DCIN < 7V -> Charger Disable
- PreCharge current = 149mA

## POWER LIMIT



High for 60W Limit,  
Low for 80W Limit.

Icharger	LO_ICHG	PRECHG
0.149A	H/L	H
0.9636A	H	L
3.296A	L	L



5

4

3

2

1

D

D

C

C

B

B

A

A


**PEGATRON** Title : TFT-LCD DRIVE

<OrgName> Engineer:


Size	Project Name	Rev
A4	<b>Rocky30</b>	1.1

Date: Saturday, January 26, 2008 Sheet 89 of 94


# BATTERY IN DETECT




# ADAPTER IN DETECT




# SUSB#\_PWR Load SW




# SUSC#\_PWR Load SW



# Enable Signal



# POWER GOOD DETECTOR



AC\_BAT\_SYS ○ → AC\_BAT\_SYS 46,60,80,81,82,83,85,88

+VCORE ○ → +VCORE 4,5,80

+3VO ○ → +3VO 81

+3VSUS ○ → +3VSUS 20,21,22,23,24,25,30,37,53,81,88,91,92

+5VAO ○ → +5VAO 81

+5VA ○ → +5VA 81,90

+5VO ○ → +5VO 81

+5VSUS ○ → +5VSUS 23,52,53,56,81,82,83,85,88,91

+3VAO ○ → +3VAO 81

+3VA ○ → +3VA 20,30,31,53,57,81

+12VSUS ○ → +12VSUS 24,52,53,81,91

+1.05VO ○ → +1.05VO 82

+VCCP ○ → +VCCP 5,10,11,13,14,20,23,29,80,82

+1.5VO ○ → +1.5VO 82

+1.5VS ○ → +1.5VS 4,14,23,53,57,59,82

+1.8VO ○ → +1.8VO 83

+1.8VS ○ → +1.8VS 57,71,72,74,75,91

+1.8V ○ → +1.8V 7,8,9,11,13,83,91

+0.9VO ○ → +0.9VO 83

+0.9VS ○ → +0.9VS 9,83

BAT ○ → BAT 60,88

+3V ○ → +3V 21,36,42,44,53,57,61,91

+5V ○ → +5V 9,44,56,57,91


+12V ○ → +12V 37,42,91

+3VS ○ → +3VS 3,7,8,11,14,15,20,22,23,24,25,29,30,31,40,41,45,46,48,50,51,53,54,57,58,59,61,70,74,75,91,92

+5VS ○ → +5VS 23,30,31,36,37,45,48,50,51,53,54,56,57,80,91

+1.8VS ○ → +1.8VS 57,71,72,74,75,91

+12VS ○ → +12VS 24,45,91



VR\_VID0~VR\_VID6, H\_DPRSTP#,  
MCH\_OK, PM DPRSLPVR, PM\_PSI#,  
VCCSENSE, VSSSENSE, STP\_CPU#