

# Data Sheet

KONSEMI eMMC Product  
eMMC 5.1 Specification compatibility  
*Performance enhanced version*

kevin@glochip.com

**KONSEMI RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.**

*This document and all information discussed herein remain the sole and exclusive property of KONSEMI Co.. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or other-wise.*

© 2019 KONSEMI Co., Ltd. All rights reserved

## Reversion History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Editor</u>
0.1	Initial	Sept. 14, 2022	David
0.2	FFU user guideline added	Sept. 14, 2022	Jerry
0.3	Ball map figuration modified	Dec. 6, 2022	Jerry

# Contents

1. Basic Product List.....	4
2. Key Features.....	4
3. Package Configure .....	5
3.1 153 Ball Pin Configuration .....	5
3.1.1 Package Dimension .....	6
3.2 Product Architecture .....	7
3.3 Reference Schematic.....	8
4. HS400 mode.....	9
5. New eMMC5.1 Features .....	10
5.1 Overview.....	10
5.2 Command Queuing .....	10
5.2.1 CMD Set Description.....	10
5.2.2 New Response: QSR (Queue Status Register) .....	10
5.2.3 Send Status: CMD13 .....	10
5.2.4 Mechanism of CMD Queue operation.....	11
5.2.5 CMD Queue Register description .....	11
5.3 Enhanced Strobe Mode.....	11
5.4 RPMB Throughput improve .....	11
5.5 Secure Write Protection.....	12
5.6 Field Firmware Update.....	13
6. Technical Notes .....	14
6.1 S/W Algorithm.....	15
6.1.1 Partition Management .....	15
6.1.2 Boot operation.....	16
6.1.3 User Density.....	16
6.1.4 Auto Power Saving mode.....	16
6.1.5 Performance.....	16
7. Register Value.....	17
7.1 OCR Register .....	17
7.2 CID Register .....	17
7.2.1 Product name table (In CID Register) .....	17
7.3 CSD Register.....	18
7.4 Extended CSD Register .....	18
8. AC Parameters .....	22
8.1 Timing Parameter .....	23
8.2 Previous Bus Timing Parameters for DDR52 and HS200 mode are defined by JEDEC standard.....	23
8.3 Bus Timing Specification in HS400 mode .....	24
8.3.1 HS400 Device Input Timing .....	24
8.3.2 HS400 Device Output Timing.....	25
8.4 Bus signal levels.....	26
8.4.1 Open-drain mode bus signal level.....	26
8.4.2 Push-pull mode bus signal level eMMC .....	26
9. DC Parameters .....	27
9.1 Active Power Consumption during operation .....	27
9.2 Standby Power Consumption in auto power saving mode and standby state.....	27
9.3 Sleep Power Consumption in Sleep State.....	27
9.4 Supply Voltage .....	27
9.5 Bus Signal Line Load.....	28

KONSEMI eMMC is an embedded MMC solution designed in a BGA package form. eMMC operation is identical to a MMC device and therefore is a simple read and write to memory using MMC protocol v5.1 which is a industry standard.

eMMC consists of NAND flash and a MMC controller. 3V supply voltage is required for the NAND area (VDDF) whereas 1.8V supply voltage (VDD or VCCQ) is supported for the MMC controller. KONSEMI eMMC supports HS400 in order to improve sequential bandwidth, especially sequential read performance.

There are several advantages of using eMMC. It is easy to use as the MMC interface allows easy integration with any microprocessor with MMC host. Any revision or amendment of NAND is invisible to the host as the embedded MMC controller insulates NAND technology from the host. This leads to faster product development as well as faster times to market.

The embedded flash management software or FTL (Flash Transition Layer) of eMMC manages Wear Leveling, Bad Block Management and ECC. The FTL supports all features of the different kind of NAND flash and achieves optimal performance.

## 1.Basic Product List

[Table 1] Product Information

Part No.	NAND Flash Type	Capacity	Density	Power System	Package size(mm)	Pin Configuration
KS81AAC0	512Gb*1	64 GB	91.7%	Interface power: VDD (1.70V ~ 1.95V or 2.7V ~ 3.6V) Memory power: VDDF (2.7V ~ 3.6V)	11.5*13*1	153 FBGA

## 2.Key Features

### Key Features

#### • eMMC5.1 compatible

( Backward compatible to eMMC4.5 & eMMC5.0)

#### • Bus mode

- Data bus width: 1bit(default), 4bits, 8bits
- Data transfer rate: up to 400MB/s (HS400)
- MMC I/F Clock frequency: 0~200MHz 1316
- MMC I/F Boot frequency: 0~52MHz

#### • Operating Voltage Range

- Vcc (NAND): 2.7V - 3.6V
- Vccq (Controller): 1.7V - 1.95V / 2.7V ~ 3.6V

#### • Temperature

- Operation (-25℃ ~ +85℃)
- Storage without operation (-40℃ ~ +85℃)

#### • Others

- This product is compliance with the RoHS directive

### Supported Features

- HS400, HS200
- HPI, BKOPS, BKOP operation control
- Packed CMD, CMD queuing
- Cache, Cache barrier, Cache flushing report
- Partitioning, RPMB, RPMB throughput improve
- Discard, Trim, Erase, Sanitize
- Write protect, Secure write protection
- Lock/Unlock
- PON, Sleep/Awake
- Reliable Write
- Boot feature, Boot partition
- HW/SW Reset
- Field Firmware Update
- Configurable driver strength
- Health(Smart) report
- Production state awareness
- Secure removal type
- Data Strobe pin, Enhanced data strobe

(Bold features are added in eMMC5.1)

## 3.Package Configuration

### 3.1 153 Ball map

[Table 2] 153 Ball Information

Pin NO	Name
A3	DAT0
A4	DAT1
A5	DAT2
B2	DAT3
B3	DAT4
B4	DAT5
B5	DAT6
B6	DAT7
K5	RSTN
C6	VDD
M4	VDD
N4	VDD
P3	VDD
P5	VDD
E6	VDDF
F5	VDDF
J10	VDDF
K9	VDDF
C2	VDDi
M5	CMD
H5	Data Strobe
M6	CLK
J5	VSS
A6	VSS
C4	VSS
E7	VSS
G5	VSS
H10	VSS
K8	VSS
N2	VSS
N5	VSS
P4	VSS
P6	VSS
TP5	VCCO-B
G1	GPIO 1
G0	GPIO 0
TA2	URx
TA3	UTx




Figure 1 153-FBGA

- ◇ CLK: Clock input
- ◇ Data Strobe: Newly assigned pin for HS400 mode. Data Strobe is generated from eMMC to host.  
In HS400 mode, read data and CRC response are synchronized with Data Strobe.
- ◇ CMD: A bidirectional signal used for device initialization and command transfers.  
Command operates in two modes, open-drain for initialization and push-pull for fast command transfer.
- ◇ DAT0-7: Bidirectional data channels. It operates in push-pull mode.
- ◇ RSTN: H/W reset signal pin
- ◇ VDDF(VCC): Supply voltage for flash memory
- ◇ VDD(VCCQ): Supply voltage for memory controller
- ◇ VDDi: Internal power node to stabilize regulator output to controller core logics
- ◇ VSS: Ground connections
- ◇ RFU: Reserved for future use, do not use for any usage



### 3.2 Block Diagram

eMMC consists of NAND Flash and Controller. VDD (VCCQ) is for Controller power and VDDF (VCC) is for flash power




Figure 3. eMMC Block Diagram

### 3.3 Reference schematic




Figure 4. eMMC reference schematic

Table 3-1 Component Parameter Values

Parameter	Symbol	Min	Max	Recom- mended	Unit	Comments
Pull-up resistance for CMD	R_CMD	4.7	50	10	K $\Omega$	To prevent bus floating
Pull-up resistance for DAT[7:0]	R_DAT	10	50	50	K $\Omega$	To prevent bus floating
Pull-up resistance for RST_n	R_RST_n	4.7	50	50	K $\Omega$	It is not necessary to put pull-up resistance on RST_n line if the host does not use HW reset.
Pull-down resistance for R_DS	R_DS	10	100	-	K $\Omega$	
Impedance of CLK/CMD/DS/DAT[7:0]	—	45	55	50	$\Omega$	Impedance match
Serial resistance on CLK line	SR_CLK	0	47	22	$\Omega$	To stabilize CLK signal
Serial resistance on DS line	SR_DS	0	47	22	$\Omega$	To stabilize DS signal
V <sub>CCQ</sub> capacitor value	C1, C2	2.2 + 0.1	4.7 + 0.22	2.2 + 0.1	$\mu$ F	Decoupling capacitor should be connected with V <sub>CCQ</sub> and V <sub>SSQ</sub> as closely as possible.
V <sub>CC</sub> capacitor value ( $\leq$ 8GB)	C3, C4	2.2 + 0.1	4.7 + 0.22	2.2 + 0.1	$\mu$ F	Decoupling capacitor should be connected to V <sub>CC</sub> and V <sub>SS</sub> as closely as possible.
V <sub>CC</sub> capacitor value ( $>$ 8GB)				4.7 + 0.22	$\mu$ F	
V <sub>DDIM</sub> capacitor value	C5, C6	1 + 0.1	4.7 + 0.1	1 + 0.1	$\mu$ F	Decoupling capacitor should be connected to V <sub>DDIM</sub> and V <sub>SSQ</sub> as closely as possible.



## 4.HS400 mode

eMMC5.1 product supports high speed DDR interface timing mode up to 400MB/s at 200MHz with 1.8V I/O supply.

HS400 mode supports the following features:

- DDR Data sampling method
- CLK frequency up to 200MHz DDR – up to 400Mbps
- Only 8-bits bus width available
- Signaling levels of 1.8V
- Five optional Drive Strength (refer to the table below)

[Table 3] I/O driver strength types

Driver Type	HS200 & HS400 Support	Nominal Impedance	Approximated driving capability compared to Type-0	Remark
0	Default	50Ω	x1	Default Driver Type. Supports up to 200MHz operation.
1	Optional	33Ω	x1.5	Supports up to 200MHz Operation.
2	Optional	66Ω	x0.75	The weakest driver that supports up to 200MHz operation.
3	Optional	100Ω	x0.5	For low noise and low EMI systems. Maximal operating frequency is decided by Host design.
4	Optional	40Ω	x1.2	Supports up to 200MHz DDR operation

NOTE:1) Support of Driver Type-0 is mandatory for HS200 & HS400 Device.

NOTE:2) Nominal impedance is defined by I-V characteristics of output driver at 0.9V when  $V_{CCQ}=1.8V$

NOTE:3) Nominal impedance is defined by I-V characteristics of output driver at 0.6V when  $V_{CCQ}=1.2V$

[Table 4] Device type values (EXT\_CSD register: DEVICE\_TYPE [196])

Bit	Device Type	Supportability
7	HS400 Dual Data Rate eMMC @ 200 MHz - 1.2V I/O	Not support
6	HS400 Dual Data Rate eMMC @ 200 MHz - 1.8V I/O	Support
5	HS200 Single Data Rate eMMC @ 200 MHz - 1.2V I/O	Not support
4	HS200 Single Data Rate eMMC @ 200 MHz - 1.8V I/O	Support
3	High-Speed Dual Data Rate eMMC @ 52MHz - 1.2V I/O	Not support
2	High-Speed Dual Data Rate eMMC @ 52MHz - 1.8V or 3V I/O	Support
1	High-Speed eMMC @ 52MHz - at rated device voltage(s)	Support
0	High-Speed eMMC @ 26MHz - at rated device voltage(s)	Support

[Table 5] Extended CSD revisions (EXT\_CSD register: EXT\_CSD\_REV [192])

Value	Timing Interface	EXT_CSD Register Value
255-8	Reserved	-
8	Revision 1.8 (for MMC V5.1)	0x08
7	Revision 1.7 (for MMC V5.0)	-
6	Revision 1.6 (for MMC V4.5, V4.51)	-
5	Revision 1.5 (for MMC V4.41)	-
4	Revision 1.4 (Obsolete)	-
3	Revision 1.3 (for MMC V4.3)	-
2	Revision 1.2 (for MMC V4.2)	-
1	Revision 1.1 (for MMC V4.1)	-
0	Revision 1.0 (for MMC V4.0)	-

[Table 6] High speed timing values (EXT\_CSD register: HS\_TIMING [185])

Value	Timing Interface	Support or not
0x0	Selecting backwards compatibility interface timing	Supported
0x1	High Speed	Supported
0x2	HS200	Supported
0x3	HS400	Supported

## 5.New eMMC5.1 Features

### 5.1 Overview

New Feature	JEDEC	Support
Cache Flushing Report	Mandatory	Yes
Background operation control	Mandatory	Yes
Command Queuing	Optional	Yes
Enhanced Strobe	Optional	Yes
RPMB Throughput improve	Optional	Yes
Secure Write Protection	Optional	No

### 5.2 Command Queuing

To facilitate command queuing in eMMC, the device manages an internal task queue that the host can queue during data transfer tasks.

Every task is issued by the host and initially queued as pending. The device works to prepare pending tasks for execution. When a task is ready for execution, its state changes to "ready for execution".

The host tracks the state of all queued tasks and may order the execution of any task, marked as "ready for execution", by sending a command indicating its task ID. The device executes the data transfer transaction after receiving the execute command (CMD46/CMD47)

#### 5.2.1 CMD Set Description

[Table 7] CMD Set Description and Details

CMD	Type	Argument	Abbreviation	Purpose
CMD44	ac/R1	[31] Reliable Write Request [30] DAT_DIR - "0" write / "1" read [29] tag request [28:25] context ID [24] forced programming [23] Priority: "0" simple / "1" high [20:16] TASK ID [15:0] number of blocks	QUEUED_TASK_PARAMS	Define direction of operation (Read or Write) and set high priority CMD Queue with task ID
CMD45	ac/R1	[31:0] Start block address	QUEUED_TASK_ADDRESSES	Indicate data address for Queued CMD
CMD46	adtc/R1	[20:16] TASK ID	EXECUTE_READ_TASK	(Read) Transmit the requested number of data blocks
CMD47	adtc/R1	[20:16] TASK ID	EXECUTE_WRITE_TASK	(Write) Transmit the requested number of data blocks
CMD48	ac/R1b	[20:16] Task ID [3:0] TM op-code	CMDQ_TASK_MGMT	Reset a specific task or entire queue. [20:16] when TM op-code = 2h these bits represent Task ID When TM op-code = 1h these bits are reserved"

#### 5.2.2 New Response: QSR (Queue Status Register)

The 32-bit Queue Status Register (QSR) carries the state of tasks in the queue at a specific point in time. The host has read access to this register through device response to SEND\_STATUS command (CMD13 with bit [15] = "1", R1's argument will be the 32-bit Queue Status Register (QSR). Every bit in the QSR represents the task whose ID corresponds to the bit index. If bit QSR[i] = "0", then the queued task with a Task ID i is not ready for execution. The task may be queued and pending, or the Task ID is unused. If bit QSR[i] = "1", then the queued task with Task ID i is ready for execution.

#### 5.2.3 Send Status: CMD13

CMD13 for reading the Queue Status Register (QSR) by the host. If bit [15] in CMD13's argument is set to 1, then the device shall send an R1 Response with the QSR instead of the Device Status. \* There is still legacy CMD13 with R' response

### 5.2.4 Mechanism of CMD Queue operation

Host issues CMD44 with Task ID number, Sector, Count, Direction, Priority to the device followed by CMD45 and host checks the Queue Status check with CMD13 [15] bits to 1. After that host issues CMD46 for Read or CMD47 for write During CMD queue operation, CMD44/CMD45 is able to be issued at any time when the CMD line is not in use

### 5.2.5 CMD Queue Register description

Configuration and capability structures shall be added to the EXT\_CSD register, as described below

[Table 8] CMD Queuing Support (EXT\_CSD register: CMDQ\_SUPPORT [308])

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
			Reserved				CMD Queue supported

This field indicates whether the device supports command queuing or not

0x0: CMD Queue function is not supported

0x1: CMD Queue function is supported

[Table 9] Command Queue Mode Enable (EXT\_CSD register: CMDQ\_MODE\_EN [15])

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
			Reserved				-

This field is used by the host enable command queuing

0x0: Queue function is not enabled

0x1: Queue function is enabled

[Table 10] CMD Queuing Depth (EXT\_CSD register: CMDQ\_DEPTH [307])

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Reserved					N	

This field is used to calculate the depth of the queue supported by the device

Bit encoding:

[7:5]: Reserved

[4:0]: N, a parameter used to calculate the Queue Depth of task queue in the device.

Queue Depth = N+1.

## 5.3 Enhanced Strobe Mode

This product supports Enhanced Strobe in HS400 mode and refer to the details as described in eMMC5.1 JEDEC standard

## 5.4 RPMB Throughput improve

[Table 11] Related parameter register in EXT\_CSD: WR\_REL\_PARAM [166]

Name	Field	Bit	Type
Enhanced RPMB Reliable Write	EN_RPMB_REL_WR	4	R

Bit [4]: EN\_RPMB\_REL\_WR(R)

0x0: RPMB transfer size is either 256B (single 512B frame) or 512B (Two 512B frame).

0 x1: RPMB transfer size is either 256B (single 512B frame), 512B (Two 512B frame), or 8KB (Thirty-two 512B frames).

## 5.5 Secure Write Protection

Configuration and capability structures shall be added to the EXT\_CSD register and Authenticated Device Configuration Area as described below

[Table 12] Parameter register in EXT\_CSD: SECURE\_WP\_INFO [211]

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
		Reserved				SECURE_WP_EN_STATUS	SECURE_WP_SUPPORT

Bit [7:2]: Reserved

Bit [1]: SECURE\_WP\_EN\_STATUS(R)

0x0: Legacy Write Protection mode.

0x1: Secure Write Protection mode.

Bit [0]: SECURE\_WP\_SUPPORT(R)

0x0: Secure Write Protection is NOT supported by this device

0x1: Secure Write Protection is supported by this device

[Table 13] Authenticated Device Configuration Area [1]: SECURE\_WP\_MODE\_ENABLE

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
			Reserved				0x00

Bit [7:1]: Reserved

Bit [0]: SECURE\_WP\_EN (R/W/E)

The default value of this field is 0x0.

x 0x0: Legacy Write Protection mode, i.e., TMP\_WRITE\_PROTECT [12],

PERM\_WRITE\_PROTECT [13] is updated by CMD27. USER\_WP [171], BOOT\_WP [173]

and BOOT\_WP\_STATUS [174] are updated by CMD6.

x 0x1: Secure Write Protection mode. The access to the write protection related EXT\_CSD and

CSD fields depends on the value of SECURE\_WP\_MASK bit in

SECURE\_WP\_MODE\_CONFIG field.

[Table 14] Authenticated Device Configuration Area [2]: SECURE\_WP\_MODE\_CONFIG

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
			Reserved				0x00

Bit [7:1]: Reserved

Bit [0]: SECURE\_WP\_MASK (R/W/E/P)

The default value of this field is 0x0.

x 0x0: Disabling updating WP related EXT\_CSD and CSD fields. CMD27 (Program CSD) will generate generic error for setting

TMP\_WRITE\_PROTECT [12], PERM\_WRITE\_PROTECT [13]. CMD6 for updating USER\_WP [171], BOOT\_WP [173] and

BOOT\_WP\_STATUS [174] generates SWITCH\_ERROR. If a force erase command is issued, the command will fail (Device stays locked) and the LOCK\_UNLOCK\_FAILED error bit will be set in the status register. If CMD28 or CMD29 is issued, then generic error will be occurred.

Power-on Write Protected boot partitions will keep protected mode after power failure, H/W reset assertion and any CMD0 reset. The device keeps the current value of BOOT\_WP\_STATUS in the EXT\_CSD register to be same after power cycle, H/W reset assertion, and any CMD0 reset.

x 0x1: Enabling updating WP related EXT\_CSD and CSD fields. I.e., TMP\_WRITE\_PROTECT [12], PERM\_WRITE\_PROTECT [13],

USER\_WP [171], BOOT\_WP [173] and BOOT\_WP\_STATUS [174] are accessed using CMD6, CMD8 and CMD27.

If a force erase command is issued and accepted, then ALL THE DEVICE CONTENT WILL BE ERASED including the PWD and PWD\_LEN register content and the locked Device will get unlocked. If a force erase command is issued and power-on protected or a permanently-write-protected write protect groups exist on the device, the command will fail (Device stays locked) and the LOCK\_UNLOCK\_FAILED error bit

will be set in the status register. An attempt to force erase on an unlocked Device will fail and LOCK\_UNLOCK\_FAILED error bit will be set in the status register. Write Protection is applied to the WPG indicated by CMD28 with the WP type indicated by the bit [2] and bit [0]

of USER\_WP [171]. All temporary WP Groups and power-on Write Protected boot partitions become writable/erasable temporarily which means write protect type is not changed. All power-on and permanent WP Groups in user area will not become writable/erasable temporarily. Those temporarily writable/erasable area will become write protected when this bit is cleared to 0x0 by the host or when there

is power failure, H/W reset assertion and any CMD0 reset. The device keeps the current value of BOOT\_WP\_STATUS in the EXT\_CSD register to be same after power cycle, H/W reset assertion, and any CMD0 reset.

## 5.6 Field Firmware Upgrade

Field firmware upgrade (FFU) provide an effective way to do features modified in the field. By this way, host downloads new firmware to the eMMC device and enable the device to install the new downloaded firmware, the whole FFU process will not affect the user or OS data. During the FFU process, the host can replace firmware or single/all systems.

Please refer to following FFU operation guideline:

Step	CMD Index	CMD Argument	Data	Other Action & Note
1				Power Off *1
2				Delay 500ms *2
3				Power On *3
4				Delay 500ms
5				Set Host Clock 375KHz *4
6				Set Host Bus Width to 1-bit *5
7				Delay 100ms
8	CMD0	0x00000000		eMMC Vendor CMD Expect no response
9	CMD1	0x40FF8080		Check Response until ready (C0 FF 80 80)
10	CMD2	0x00000000		
11	CMD3	0x00020000		
12	CMD7	0x00020000		
13	CMD13	0x00020000		Check Response until ready (00 00 09 00)
14	CMD6	0x031E0100		Enter FFU Mode
15	CMD13	0x00020000		Check Response until ready (00 00 09 00)
16	CMD25	0x1FCA0000	ffu.bin	Write "ffu.bin" into devices
17	CMD12	0x00020000		
18	CMD13	0x00020000		Check Response until ready (00 00 09 00)
19	CMD6	0x031D0100		Enter FFU Install
20				Power Off
21				Delay 500ms
22				Power On
23				Delay 500ms

**Note:**

- \*1. Cutting off VCC, VCCQ supply
- \*2. Delay 500mS
- \*3. Resume VCC, VCCQ supply
- \*4. Switch the CLK to 375KHz on the Host
- \*5. Switch the Bus Width to 1-bit on the Host

## 6. Technical Notes

### 6.1 S/W Algorithm

#### 6.1.1 Partition Management

The device initially consists of two Boot Partitions and RPMB Partition and User Data Area.

The User Data Area can be divided into four General Purpose Area Partitions and User Data Area partition. Each of the General-purpose Area partitions and a section of User Data Area partition can be configured as enhanced partition.

##### 6.1.1.1 Enhanced Partition (Area)

KONSEMI eMMC adopts Enhanced User Data Area as SLC Mode. Therefore, when master adopts some portion as enhanced user data area in User Data Area, that area occupies double size of original set up size. (<ex> if master set 1MB for enhanced mode, total 3MB user data area is needed to generate 1MB enhanced area)

Max Enhanced User Data Area size is defined as  $(MAX\_ENH\_SIZE\_MULT \times HC\_WP\_GRP\_SIZE \times HC\_ERASE\_GRP\_SIZE \times 512kBytes)$

kevin@glochip.com

### 6.1.2 Boot operation

Device supports not only boot mode but also alternative boot mode. Device supports high speed timing and dual data rate during boot.




Figure 4. embedded Multi-Media Card state diagram (boot mode)




Figure 5. embedded Multi-Media Card state diagram (alternative boot mode)

[Table 15] Boot ack, boot data and initialization Time

Timing Factor	Value
(1) Boot ACK Time	< 50 mS
(2) Boot Data Time	< 150 mS
(3) Initialization Time1)	< 3 Sec

**NOTE:**

1) This initialization time includes partition setting, please refer to INI\_TIMEOUT\_AP in 6.4 Extended CSD Register.  
Normal initialization time (without partition setting) is completed within 1sec

### 6.1.3 User Density

Total User Density depends on device type.

For example, 32MB in the SLC Mode requires 64MB in MLC.

This results in decreasing of user density

[Table 16] Capacity according to partition

	Boot partition 1	Boot partition 2	RPMB
Default.	4,096KB	4,096KB	4,096KB
Max.	4,096KB	4,096KB	4,096KB

[Table 17] Maximum Enhanced Partition Size

Device	
64GB	20,988,297,216 Bytes

[Table 18] User Density Size

Device	User Density Size
64GB	62,981,668,864 Bytes

### 6.1.4 Auto Power Saving Mode

If host does not issue any command during a certain duration (10ms), after previously issued command is completed, the device enters "Power Saving mode" to reduce power consumption.

Mode	Enter Condition	Escape Condition
Auto Power Saving Mode	When previous operation which came from Host is completed and no command is issued during a certain time.	If Host issues any command

At this time, commands arrive at the device while it is in power saving mode will be serviced in normal fashion

[Table 19] Auto Power Saving Mode enter and exit

[Table 20] Auto Power Saving Mode and Sleep Mode

	Auto Power Saving Mode	Sleeping Mode
NAND Power	ON	OFF
Go to Sleep Time	> 100 mS	< 55 mS

### 6.1.5 Performance

[Table 21] Performance

Density	Sequential Read (MB/s)	Sequential Write (MB/s)
64GB	Up to 200 MB/S	Up to 150 MB/S

\* Test Condition: Bus width x8, HS400, 512KB data transfer, test on card reader (Secondary drive) clean state.



## 7. Register Value

### 7.1 OCR Register

The 32-bit operation conditions register stores the VDD voltage profile of the eMMC. In addition, this register includes a status information bit. This status bit is set if the eMMC power up procedure has been finished. The OCR register shall be implemented by all eMMCs.

[Table 22] OCR Register

OCR bit	VDD voltage window <sup>2</sup>	Register Value
[6:0]	Reserved	00 00000b
[7]	1.70 - 1.95	0001b
[14:8]	2.0-2.6	000 0000b
[23:15]	2.7-3.6	1 1111 1111b
[28:24]	Reserved	0 0000b
[30:29]	Access Mode	00b (byte mode) 10b (sector mode) - [ *Higher than 2GB only]
[31]		eMMC power up status bit (busy) <sup>1</sup>

**NOTE:**

- 1) This bit is set to LOW if the eMMC has not finished the power up routine
- 2) The voltage for internal flash memory (VDDF) should be 2.7-3.6v regardless of OCR Register value.

### 7.2 CID Register

[Table 23] CID Register

Name	Field	Width	CID-slice	CID Value
Manufacturer ID	MID	8	[127:120]	0x2F
Reserved		6	[119:114]	---
Card/BGA	CBX	2	[113:112]	0x01
OEM/Application ID	OID	8	[111:104]	0x11
Product name	PNM	48	[103:56]	See Product name table
Product revision	PRV	8	[55:48]	---2
Product serial number	PSN	32	[47:16]	---3
Manufacturing date	MDT	8	[15:8]	---4
CRC7 checksum	CRC	7	[7:1]	---5
not used, always '1'	-	1	[0:0]	0x01

**NOTE:**

- 1),4),5) description are same as eMMC JEDEC standard
- 2) PRV is composed of the revision count of controller and the revision count of F/W patch
- 3) A 32 bits unsigned binary integer. (Random Number)

#### 7.2.1 Product name table (In CID Register)

[Table 24] Product name table

Part Number	Density	Product Name in CID Register (PNM)
KS81AAC0	64GB	0x393544303030

## 7.3 CSD Register

The Card-Specific Data register provides information on how to access the eMMC contents. The CSD defines the data format, error correction type, maximum data access time, data transfer speed, whether the DSR register can be used etc. The programmable part of the register (entries marked by W or E, see below) can be changed by CMD27. The type of the entries in the table below is coded as follows: R: Read only

W: One time programmable and not readable.

R/W: One time programmable and readable.

W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and not readable.

R/W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and readable.

R/W/C\_P: Writable after value cleared by power failure and HW/ rest assertion (the value not cleared by CMD0 reset) and readable.

R/W/E\_P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and readable.

W/E/\_P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and not readable.

[Table 25] CSD Register

Name	Field	Width	Cell Type	CSD slice	CSD Value
CSD structure	CSD_STRUCTURE	2	R	[127:126]	0x03
System specification version	SPEC_VERS	4	R	[125:122]	0x04
Reserved	-	2	R	[121:120]	-
Data read access-time 1	TAAC	8	R	[119:112]	0x4F
Data read access-time 2 in CLK cycles (NSAC*100)	NSAC	8	R	[111:104]	0x00
Max. bus clock frequency	TRAN_SPEED	8	R	[103:96]	0x32
Device command classes	CCC	12	R	[95:84]	0x9F5
Max. read data block length	READ_BL_LEN	4	R	[83:80]	0x09
Partial blocks for read allowed	READ_BL_PARTIAL	1	R	[79:79]	0x00
Write block misalignment	WRITE_BLK_MISALIGN	1	R	[78:78]	0x00
Read block misalignment	READ_BLK_MISALIGN	1	R	[77:77]	0x00
DSR implemented	DSR_IMP	1	R	[76:76]	0x00
Reserved	-	2	R	[75:74]	-
Device size	C_SIZE	12	R	[73:62]	0xFFFF
Max. read current @ VDD min	VDD_R_CURR_MIN	3	R	[61:59]	0x07
Max. read current @ VDD max	VDD_R_CURR_MAX	3	R	[58:56]	0x07
Max. write current @ VDD min	VDD_W_CURR_MIN	3	R	[55:53]	0x07
Max. write current @ VDD max	VDD_W_CURR_MAX	3	R	[52:50]	0x07
Device size multiplier	C_SIZE_MULT	3	R	[49:47]	0x7
Erase group size	ERASE_GRP_SIZE	5	R	[46:42]	0x1F
Erase group size multiplier	ERASE_GRP_MULT	5	R	[41:37]	0x1F
Write protect group size	WP_GRP_SIZE	5	R	[36:32]	0xF
Write protect group enable	WP_GRP_ENABLE	1	R	[31:31]	0x01
Manufacturer default ECC	DEFAULT_ECC	2	R	[30:29]	0x00
Write speed factor	R2W_FACTOR	3	R	[28:26]	0x04
Max. write data block length	WRITE_BL_LEN	4	R	[25:22]	0x09
Partial blocks for write allowed	WRITE_BL_PARTIAL	1	R	[21:21]	0x00
Reserved	-	4	R	[20:17]	-
Content protection application	CONTENT_PROT_APP	1	R	[16:16]	0x00
File format group	FILE_FORMAT_GRP	1	R/W	[15:15]	0x00
Copy flag (OTP)	COPY	1	R/W	[14:14]	0x00
Permanent write protection	PERM_WRITE_PROTECT	1	R/W	[13:13]	0x00
Temporary write protection	TMP_WRITE_PROTECT	1	R/W/E	[12:12]	0x00
File format	FILE_FORMAT	2	R/W	[11:10]	0x00
ECC code	ECC	2	R/W/E	[9:8]	0x00
CRC	CRC	7	R/W/E	[7:1]	-
Not used, always '1'	-	1	—	[0:0]	-

## 7.4 Extended CSD Register

The Extended CSD register defines the eMMC properties and selected modes. It is 512 bytes long.

The most significant 320 bytes are the Properties segment, which defines the eMMC capabilities and cannot be modified by the host. The lower 192 bytes are the Modes segment, which defines the configuration the eMMC is working in. These modes can be changed by the host by means of the SWITCH command.

R: Read only

W: One time programmable and not readable.

R/W: One time programmable and readable.

W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and not readable.

R/W/E: Multiple writable with value kept after power failure, H/W reset assertion and any CMD0 reset and readable.

R/W/C\_P: Writable after value cleared by power failure and HW/ rest assertion (the value not cleared by CMD0 reset) and readable.

R/W/E\_P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and readable.

W/E/\_P: Multiple writable with value reset after power failure, H/W reset assertion and any CMD0 reset and not readable

[Table 26] Extended CSD Register

Name	Field	Size	Cell Type	CSD slice	CSD Value
		Bytes			
Reserved <sup>1</sup>		6	-	[511:506]	-
Extended Security Commands Error	EXT_SECURITY_ERR	1	R	[505]	0x00
Supported Command Sets	S_CMD_SET	1	R	[504]	0x01
HPI features	HPI_FEATURES	1	R	[503]	0x01
Background operations support	BKOPS_SUPPORT	1	R	[502]	0x01
Max packed read commands	MAX_PACKED_READS	1	R	[501]	0x20
Max packed write commands	MAX_PACKED_WRITES	1	R	[500]	0x20
Data Tag Support	DATA_TAG_SUPPORT	1	R	[499]	0x01
Tag Unit Size	TAG_UNIT_SIZE	1	R	[498]	0x3
Tag Resources Size	TAG_RES_SIZE	1	R	[497]	0x00
Context management capabilities	CONTEXT_CAPABILITIES	1	R	[496]	0x5
Large Unit size	LARGE_UNIT_SIZE_M1	1	R	[495]	0x7
Extended partitions attribute support	EXT_SUPPORT	1	R	[494]	0x03
Supported modes	SUPPORTED_MODES	1	R	[493]	0x01
FFU features	FFU_FEATURES	1	R	[492]	0x01
Operation codes timeout	OPERATION_CODE_TIMEOUT	1	R	[491]	0x11
FFU Argument	FFU_ARG	4	R	[490:487]	0x1FCA0000h
Barrier support	BARRIER_SUPPORT	1	R	[486]	0x1
Reserved <sup>1</sup>		177	-	[485:309]	-
CMD Queuing Support	CMDQ_SUPPORT	1	R	[308]	0x01
CMD Queuing Depth	CMDQ_DEPTH	1	R	[307]	0x1F
Reserved <sup>1</sup>		37	-	[306]	-
Number of FW sectors correctly programmed	NUMBER_OF_FW_SECTORS_CORRECTLY_PROGR AMMED	4	R	[305:302]	0x00
Vendor proprietary health report	VENDOR_PROPRIETARY_HEALTH_REPORT	32	R	[301:270]	0x00
Device life time estimation type B	DEVICE_LIFE_TIME_EST_TYP_B	1	R	[269]	0x01
Device life time estimation type A	DEVICE_LIFE_TIME_EST_TYP_A	1	R	[268]	0x01
Pre EOL information	PRE_EOL_INFO	1	R	[267]	0x01
Optimal read size	OPTIMAL_READ_SIZE	1	R	[266]	0x00
Optimal write size	OPTIMAL_WRITE_SIZE	1	R	[265]	0x8
Optimal trim unit size	OPTIMAL_TRIM_UNIT_SIZE	1	R	[264]	0x1
Device version	DEVICE_VERSION	2	R	[263:262]	0x01
Firmware version	FIRMWARE_VERSION	3	R	[261:254]	FW Patch Ver.
Power class for 200MHz, DDR at VCC=3.6V	PWR_CL_DDR_200_360	1	R	[253]	0x00
Cache size	CACHE_SIZE	4	R	[252:249]	0x00001510
Generic CMD6 timeout	GENERIC_CMD6_TIME	1	R	[248]	0x1E

Power off notification(long) timeout	POWER_OFF_LONG_TIME	1	R	[247]	0x64
Background operations status	BKOPS_STATUS	1	R	[246]	0x00
Number of correctly programmed sectors	CORRECTLY_PRG_SECTORS-NUM	4	R	[245:242]	0x00
1st initialization time after partitioning	INI_TIMEOUT_AP	1	R	[241]	0x1E
Cache Flushing Policy	CACHE_FLUSH_POLICY	1	R	[240]	0x1
Power class for 52MHz, DDR at 3.6V	PWR_CL_DDR_52_360	1	R	[239]	0x00
Power class for 52MHz, DDR at 1.95V	PWR_CL_DDR_52_195	1	R	[238]	0x00
Power class for 200MHz at Vccq=1.95V, Vcc=3.6V	PWR_CL_200_360	1	R	[237]	0x00
Power class for 200MHz, at Vccq=1.3V, Vcc=3.6V	PWR_CL_200_195	1	R	[236]	0x00
Minimum Write Performance for 8bit at 52MHz in DDR mode	MIN_PERF_DDR_W_8_52	1	R	[235]	0x00
Minimum Read Performance for 8bit at 52MHz in DDR mode	MIN_PERF_DDR_R_8_52	1	R	[234]	0x00
Reserved <sup>1</sup>		1	-	[233]	-
TRIM Multiplier	TRIM_MULT	1	R	[232]	0x05
Secure Feature Support	SEC_FEATURE_SUPPORT	1	R	[231]	0x55
Secure Erase Multiplier	SEC_ERASE_MULT	1	R	[230]	0xA6
Secure TRIM Multiplier	SEC_TRIM_MULT	1	R	[229]	0xA6
Boot information	BOOT_INFO	1	R	[228]	0x07
Reserved <sup>1</sup>		1	-	[227]	-
Boot partition size	BOOT_SIZE_MULT	1	R	[226]	0x20
Access size	ACC_SIZE	1	R	[225]	0x8
High-capacity erase unit size	HC_ERASE_GRP_SIZE	1	R	[224]	0x01
High-capacity erase timeout	ERASE_TIMEOUT_MULT	1	R	[223]	0x07
Reliable write sector count	REL_WR_SEC_C	1	R	[222]	0x01
High-capacity write protect group size	HC_WP_GRP_SIZE	1	R	[221]	0x10
Sleep current (VCC)	S_C_VCC	1	R	[220]	0x08
Sleep current (VCCQ)	S_C_VCCQ	1	R	[219]	0x08
Production state awareness timeout	PRODUCTION_STATE_AWARENESS_TIMEOUT	1	R	[218]	0x14
Sleep/awake timeout	S_A_TIMEOUT	1	R	[217]	0x16
Sleep Notification Timeout	SLEEP_NOTIFICATION_TIME	1	R	[216]	0x10
Sector Count	SEC_COUNT	4	R	[215:212]	0x07550000
Secure Write Protect Information	SECURE_WP_INFO	1	R	[211]	0x00
Minimum Write Performance for 8bit at 52MHz	MIN_PERF_W_8_52	1	R	[210]	0x00
Minimum Read Performance for 8bit at 52MHz	MIN_PERF_R_8_52	1	R	[209]	0x00
Minimum Write Performance for 8bit at 26MHz, for 4bit at 52MHz	MIN_PERF_W_8_26_4_52	1	R	[208]	0x00
Minimum Read Performance for 8bit at 26MHz, for 4bit at 52MHz	MIN_PERF_R_8_26_4_52	1	R	[207]	0x00
Minimum Write Performance	MIN_PERF_W_4_26	1	R	[206]	0x00
Minimum Read Performance for 4bit at 26MHz	MIN_PERF_R_4_26	1	R	[205]	0x00
Reserved <sup>1</sup>		1	-	[204]	-
Power class for 26MHz at 3.6V 1 R	PWR_CL_26_360	1	R	[203]	0x00
Power class for 52MHz at 3.6V 1 R	PWR_CL_52_360	1	R	[202]	0x00
Power class for 26MHz at 1.95V 1 R	PWR_CL_26_195	1	R	[201]	0x00

Power class for 52MHz at 1.95V 1 R	PWR_CL_52_195	1	R	[200]	0x00
Partition switching timing	PARTITION_SWITCH_TIME	1	R	[199]	0x1E
Out-of-interrupt busy timing	OUT_OF_INTERRUPT_TIME	1	R	[198]	0x1E
I/O Driver Strength	DRIVER_STRENGTH	1	R	[197]	0x1F
Device type	DEVICE_TYPE	1	R	[196]	0x57
Reserved <sup>1</sup>		1	-	[195]	-
CSD structure	CSD_STRUCTURE	1	R	[194]	0x02
Reserved <sup>1</sup>		1	-	[193]	-
Extended CSD revision	EXT_CSD_REV	1	R	[192]	0x08
	Modes Segment				
Command set	CMD_SET	1	R/W/E_P	[191]	0x00
Reserved <sup>1</sup>		1	-	[190]	-
Command set revision	CMD_SET_REV	1	R	[189]	0x00
Reserved <sup>1</sup>		1	-	[188]	-
Power class	POWER_CLASS	1	R/W/E_P	[187]	0x00
Reserved <sup>1</sup>		1	-	[186]	-
High-speed interface timing	HS_TIMING	1	R/W/E_P	[185]	0x00
Strobe Support	STROBE_SUPPORT	1	R	[184]	0x01
Bus width mode	BUS_WIDTH	1	W/E_P	[183]	0x00
Reserved <sup>1</sup>		1	-	[182]	-
Erased memory content	ERASED_MEM_CONT	1	R	[181]	0x00
Reserved <sup>1</sup>		1	-	[180]	-
Partition configuration	PARTITION_CONFIG	1	R/W/E & R/W/E_P	[179]	0x00
Boot config protection	BOOT_CONFIG_PROT	1	R/W & R/W/C_P	[178]	0x00
Boot bus Conditions	BOOT_BUS_CONDITIONS	1	R/W/E	[177]	0x00
Reserved <sup>1</sup>		1	-	[176]	-
High-density erase group definition	ERASE_GROUP_DEF	1	R/W/E_P	[175]	0x00
Boot write protection status registers	BOOT_WP_STATUS	1	R	[174]	0x00
Boot area write protection register	BOOT_WP	1	R/W & R/W/C_P	[173]	0x00
Reserved <sup>1</sup>		1	-	[172]	-
User area write protection register	USER_WP	1	R/W R/W/C_P R/W/E_P	[171]	0x00
Reserved <sup>1</sup>		1	-	[170]	-
FW configuration	FW_CONFIG	1	R/W	[169]	0x00
RPMB Size	RPMB_SIZE_MULT	1	R	[168]	0x20
Write reliability setting register	WR_REL_SET	1	R/W	[167]	0x00
Write reliability parameter register	WR_REL_PARAM	1	R	[166]	0x15
Start Sanitize operation	SANITIZE_START	1	W/E_P	[165]	0x00
Manually start background operations	BKOPS_START	1	W/E_P	[164]	0x00
Enable background operations handshake	BKOPS_EN	1	R/W&R/W/ E	[163]	0x00
H/W reset function	RST_n_FUNCTION	1	R/W	[162]	0x00
HPI management	HPI_MGMT	1	R/W/E_P	[161]	0x00
Partitioning Support	PARTITIONING_SUPPORT	1	R	[160]	0x07
Max Enhanced Area Size	MAX_ENH_SIZE_MULT	3	R	[159:157]	0x0009C6
Partitions attribute	PARTITIONS_ATTRIBUTE	1	R/W	[156]	0x00

Partitioning Setting	PARTITION_SETTING_COMPLETED	1	R/W	[155]	0x00
General Purpose Partition Size	GP_SIZE_MULT	12	R/W	[154:143]	0x00
Enhanced User Data Area Size	ENH_SIZE_MULT	3	R/W	[142:140]	0x00
Enhanced User Data Start Address	ENH_START_ADDR	4	R/W	[139:136]	0x00
Reserved <sup>1</sup>		1	-	[135]	-
Bad Block Management mode	SEC_BAD_BLK_MGMNT	1	R/W	[134]	0x00
Production state awareness	PRODUCTION_STATE_AWARENESS	1	W/E_P	[133]	0x00
Package Case Temperature is controlled	TCASE_SUPPORT	1	W/E_P	[132]	0x00
Periodic Wake-up	PERIODIC_WAKEUP	1	R/W/E	[131]	0x00
Program CID/CSD in DDR mode support	PROGRAM_CID_CSD_DDR_SUPPORT	1	R	[130]	0x1
Reserved <sup>1</sup>		2	-	[129:128]	-
Vendor Specific Fields	VENDOR_SPECIFIC_FIELD	64	<vendor specific>	[127:64]	-
Native sector size	NATIVE_SECTOR_SIZE	1	R	[63]	0x00
Sector size emulation	USE_NATIVE_SECTOR	1	R/W	[62]	0x00
Sector size	DATA_SECTOR_SIZE	1	R	[61]	0x00
1st initialization after disabling sector size emulation	INI_TIMEOUT_EMU	1	R	[60]	0x00
Class 6 commands control	CLASS_6_CTRL	1	R/W/E_P	[59]	0x00
Number of addressed groups to be Released	DYNCAP_NEEDED	1	R	[58]	0x00
Exception events control	EXCEPTION_EVENTS_CTRL	2	R/W/E_P	[57:56]	0x00
Exception events status	EXCEPTION_EVENTS_STATUS	2	R	[55:54]	0x00
Extended Partitions Attribute	EXT_PARTITIONS_ATTRIBUTE	2	R/W	[53:52]	0x00
Context configuration	CONTEXT_CONF	15	R/W/E_P	[51:37]	0x00
Packed command status	PACKED_COMMAND_STATUS	1	R	[36]	0x00
Packed command failure index	PACKED_FAILURE_INDEX	1	R	[35]	0x00
Power Off Notification	POWER_OFF_NOTIFICATION	1	R/W/E_P	[34]	0x00
Control to turn the Cache ON/OFF	CACHE_CTRL	1	R/W/E_P	[33]	0x00
Flushing of the cache	FLUSH_CACHE	1	W/E_P	[32]	0x00
Control to turn the Barrier ON/OFF	BARRIER_CTRL	1	R	[31]	0x00
Mode config	MODE_CONFIG	1	R/W/E_P	[30]	0x00
Mode operation codes	MODE_OPERATION_CODES	1	W/E_P	[29]	0x00
Reserved <sup>1</sup>		2	-	[28:27]	-
FFU status	FFU_STATUS	1	R	[26]	0x00
Pre-loading data size	PRE_LOADING_DATA_SIZE	4	R/W/E_P	[25:22]	0x00
Max pre-loading data size	MAX_PRE_LOADING_DATA_SIZE	4	R	[21:18]	0x02710000
Product state awareness enable	PRODUCT_STATE_AWARENESS_ENABLEMENT	1	R/W/E & R	[17]	0x03
Secure Removal Type	SECURE_REMOVAL_TYPE	1	R/W & R	[16]	0x01
Command Queue Mode Enable	CMDQ_MODE_EN	1	R/W/E_P	[15]	0x00
Reserved <sup>1</sup>		15	-	[14:0]	-

**NOTE:**

1) Reserved bits should be read as "0."

## 8. AC Parameters

### 8.1 Timing Parameter

[Table 27] Timing Parameter

Timing Parameter		Max. Value	Unit
Initialization Time (T <sub>int</sub> )	Normal <sup>1)</sup>	1	S
	After partition setting <sup>2)</sup>	3	S
Read Timeout		400	mS
Write Timeout		6400	mS
Erase Timeout		2100	mS
Force Erase Timeout		3	Min
Secure Erase Timeout		348.6	S
Secure Trim step1 Timeout		348.6	S
Trim Timeout		1500	mS
Partition Switching Timeout (after Init)		300	mS
Power Off Notification (Short) Timeout		300	mS
Power Off Notification (Long) Timeout		1000	mS

**NOTE:**

- 1) Normal Initialization Time without partition setting
- 2) Initialization Time after partition setting, refer to INI\_TIMEOUT\_AP in 6.4 EXT\_CSD register
- 3) Be advised Timeout Values specified in Table above are for testing purposes under KONSEMI test pattern only and actual timeout situations may vary
- 4) EXCEPTION\_EVENT may occur and the actual timeout values may vary due to user environment

### 8.2 Previous Bus Timing Parameters for DDR52 and HS200 mode are defined by JEDEC standard

## 8.3 Bus Timing Specification in HS400 mode

### 8.3.1 HS400 Device Input Timing




Figure 6. HS400 Device Input Timing

**NOTE:**

1)  $t_{ISU}$  and  $t_{IH}$  are measured at  $V_{IL}$  (max.) and  $V_{IH}$  (min.).

2)  $V_{IH}$  denotes  $V_{IH}$  (min.) and  $V_{IL}$  denotes  $V_{IL}$  (max.).

[Table 28] HS400 Device input timing

Parameter	Symbol	Min	Max	Unit
Input CLK				
Cycle time data transfer mode	$t_{PERIOD}$	5		nS
Slew rate	SR	1.125		V/nS
Duty cycle distortion	$t_{CKDCD}$	0.0	0.3	nS
Minimum pulse width	$t_{CKMPW}$	2.2		nS
Input DAT (referenced to CLK)				
Input set-up time	$t_{ISUddr}$	0.4		nS
Input hold time	$t_{IHddr}$	0.4		nS
Slew rate	SR	1.125		V/nS



### 8.3.2 HS400 Device Output Timing

Data Strobe is used to read data (data read and CRC status response read) in HS400 mode.

The device output value of Data Strobe is "High-Z" when the device is not in outputting data (data read, CRC status response).

Data Strobe is toggled only during data read period.




Figure 7. HS400 Device Output Timing

**NOTE:**

VOH denotes VOH (min.) and VOL denotes VOL (max.).

[Table 29] HS400 Device Output timing

Parameter	Symbol	Min	Max	Unit
Data Strobe				
Cycle time data transfer mode	$t_{\text{PERIOD}}$	5		nS
Slew rate	SR	1.125		V/nS
Duty cycle distortion	$t_{\text{DSDCD}}$	0.0	0.2	nS
Minimum pulse width	$t_{\text{DSMPW}}$	2.0		nS
Read preamble	$t_{\text{RPRE}}$	0.4	-	$t_{\text{PERIOD}}$
Read post-amble	$t_{\text{RPST}}$	0.4	-	$t_{\text{PERIOD}}$
Output DAT (referenced to Data Strobe)				
Output skew	$t_{\text{RQ}}$		0.4	nS
Output hold skew	$t_{\text{RQH}}$		0.4	nS
Slew rate	SR	1.125		V/nS



## 9. DC Parameters

### 9.1 Active Power Consumption during operation

[Table 32] Active Power Consumption during operation

Density	NAND Type	I <sub>CCQ</sub>	I <sub>CC</sub>	Unit
64 GB	512 Gb *1	75	40	mA

**NOTE:**

\* Power Measurement conditions: Bus configuration =x8 @HS400

\* The measurement for max RMS current is the average RMS current consumption over a period of 100ms.

### 9.2 Standby Power Consumption in auto power saving mode and standby state.

[Table 33] Standby Power Consumption in auto power saving mode and standby state

Density	NAND Type	I <sub>CCQ</sub>		I <sub>CC</sub>		Unit
		25°C (Typ)	85°C	25°C (Typ)	85°C	
64 GB	512 Gb *1	150	500	15	20	uA

**NOTE:**

\*Power Measurement conditions: Bus configuration =x8, No CLK

\*Typical value is measured at V<sub>CC</sub>=3.3V, TA=25°C. Not 100% tested.

### 9.3 Sleep Power Consumption in Sleep State

[Table 34] Sleep Power Consumption in Sleep State

Density	NAND Type	I <sub>CCQ</sub>		I <sub>CC</sub>	Unit
		25°C (Typ)	85°C		
64 GB	512 Gb *1	150	500	1)	uA

**NOTE:**

Power Measurement conditions: Bus configuration =x8, No CLK

1) In auto power saving mode, NAND power cannot be turned off. However, in sleep mode NAND power can be turned off. If NAND power is alive, NAND power is same with that of the Standby state.

### 9.4 Supply Voltage

[Table 35] Supply voltage

Item	Min	Max	Unit
V <sub>DD</sub> (V <sub>CCQ</sub> ) 1.8V/3.3V	1.70(2.70)	1.95(3.60)	V
V <sub>DDF</sub> (V <sub>CC</sub> )	2.7	3.6	V
V <sub>SS</sub>	-0.5	0.5	V

## 9.5 Bus Signal Line Load

The total capacitance  $C_L$  of each line of the eMMC bus is the sum of the bus master capacitance  $C_{HOST}$ , the bus capacitance  $C_{BUS}$  itself and the capacitance  $C_{DEVICE}$  of the eMMC connected to this line:

$$C_L = C_{HOST} + C_{BUS} + C_{DEVICE}$$

The sum of the host and bus capacitance should be under 20pF.

[Table 36] Bus Signal Line Load

[Table 37] Capacitance and Resistance for HS400 mode

Parameters	Symbol	Min	Typ.	Max	Unit	Remark
Pull-up resistance for CMD	$R_{CMD}$	4.7		100	KΩ	to prevent bus floating
Pull-up resistance for DAT0-DAT7	$R_{DAT}$	10		100	KΩ	to prevent bus floating
Internal pull up resistance DAT1-DAT7	$R_{int}$	10		150	KΩ	to prevent unconnected lines floating
Single Device capacitance	$C_{DEVICE}$			12	pF	
Maximum signal line inductance				16	nH	$f_{pp} \leq 52 \text{ MHz}$

Parameters	Symbol	Min	Typ	Max	Unit	Remark
Bus signal line capacitance	$C_L$			13	pF	Single Device
Single Device capacitance	$C_{DEVICE}$			6	pF	
Pull-down resistance for Data Strobe	$R_{Data\ Strobe}$	10		100	KΩ	